參數(shù)資料
型號: ADV7196
廠商: Analog Devices, Inc.
英文描述: Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs, 10-Bit Data Input, and Macrovision
中文描述: 多格式逐行掃描/高清晰度電視編碼器三種11位DAC,10位數(shù)據(jù)輸入,以及Macrovision
文件頁數(shù): 14/36頁
文件大小: 501K
代理商: ADV7196
REV. 0
ADV7196A
–14–
PROGRESSIVE SCAN MODE
MODE REGISTER 0
MR0 (MR07–MR00)
(Address (SR4–SR0) = 00H)
Figure 16 shows the various operations under the control of
Mode Register 0.
MR0 BIT DESCRIPTION
Output Standard Selection (MR00–MR01)
These bits are used to select the output levels for the ADV7196A.
If EIA-770.2 (MR01–00 = “00”) is selected the output levels will
be: 0 mV for blanking level, 700 mV for peak white for the Y
channel,
±
350 mV for Pr, Pb outputs and –300 mV for Sync. Sync
insertion on the Pr, Pb channels is optional.
If EIA-770.1 (MR01–00 = “01”) is selected the output levels will
be: 0 mV for blanking level, 714 mV for peak white for the Y chan-
nel,
±
350 mV for Pr, Pb outputs and –286 mV for Sync. Optional
sync insertion on the Pr, Pb channels is not possible.
If Full I/P Range (MR01–00 = “10”) is selected the output levels
will be 0 mV for blanking level, 700 mV for peak white for the Y
channel,
±
350 mV for Pr, Pb outputs and –300 mV for Sync. Sync
insertion on the Pr, Pb channels is optional. This mode is used
for RS-170, RS-343A standard output compatibility. Refer to
Appendix for output level plots.
Input Control Signals (MR02–MR03)
These control bits are used to select whether data is input with
external horizontal, vertical and blanking sync signals or if the data
is input with embedded EAV/SAV codes.
An Asynchronous timing mode is also available using TSYNC,
SYNC
and DV as input control signals. These control signals
have to be programmed by the user.
Figure 17 shows an example of how to program the ADV7196A to
accept a different high definition standard but SMPTE293M,
SMPTE274M, SMPTE296M or ITU-R.BT1358 standard.
Input Standard (MR04)
Select between 525p progressive scan input or 625p progressive
scan input.
Reserved (MR05)
A “0” must be written to this bit.
DV Polarity (MR06)
This control bit allows to select the polarity of the DV input
control signal to be either active high or active low. This is in
order to facilitate interfacing from I to P Converters which use
an active low blanking signal output.
Macrovision (MR07)
To enable Macrovision this bit must be set to “1.”
MR01
MR07
MR02
MR04
MR05
MR06
MR07
0
1
DISABLED
ENABLED
MACROVISION
MR03
MR00
ZERO MUST
BE WRITTEN
TO THIS BIT
MR05
MR06
0
1
ACTIVE HIGH
ACTIVE LOW
DV POLARITY
MR04
0
1
525P
625P
INPUT STANDARD
MR03
0
0
1
1
MR02
0
1
0
1
HSYNC
\
VSYNC
/DV
EAV/SAV
TSYNC/
SYND
/DV
RESERVED
INPUT CONTROL SIGNALS
MR01
0
0
1
1
MR00
0
1
0
1
EIA-770.2
EIA-770.1
FULL I/P RANGE
RESERVED
OUTPUT STANDARD SELECTION
Figure 16. Mode Register 0
相關(guān)PDF資料
PDF描述
ADV7196A Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs, 10-Bit Data Input, and Macrovision
ADV7196AKS Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs, 10-Bit Data Input, and Macrovision
ADV7197 Multiformat HDTV Encoder with Three 11-Bit DACs
ADV7197KST Multiformat HDTV Encoder with Three 11-Bit DACs
ADV7304A Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7196A 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs, 10-Bit Data Input, and Macrovision
ADV7196AKS 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs, 10-Bit Data Input, and Macrovision
ADV7197 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat HDTV Encoder with Three 11-Bit DACs
ADV7197KS 制造商:Analog Devices 功能描述:Video Encoder 3DAC 11-Bit 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:MULTI-FORMAT HDTV ENCODER, 3 11-BIT DACS - Bulk
ADV7197KST 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat HDTV Encoder with Three 11-Bit DACs