- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374045 > ADV7150 (Analog Devices, Inc.) CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC(三通道,10位視頻RAM-D/A轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | ADV7150 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC(三通道,10位視頻RAM-D/A轉(zhuǎn)換器) |
| 中文描述： | 220兆赫的CMOS真彩色圖形三路10位顯存，數(shù)模轉(zhuǎn)換器（三通道，10位視頻RAM的的D / A轉(zhuǎn)換器） |
| 文件頁數(shù)： | 14/36頁 |
| 文件大?。?/td> | 434K |
| 代理商： | ADV7150 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ADV7150
–14–
REV. A
CLOCK ,
CLOCK
Inputs
T he Clock Control Circuit is driven by the pixel clock inputs,
CLOCK and
CLOCK
. T hese inputs can be driven by a differ-
ential ECL oscillator running from a +5 V supply.
Alternatively, the ADV7150 CLOCK inputs can be driven by a
Programmable Clock Generator (Figure 15), such as the
ICS1562. T he ICS1562 is a monolithic, phase-locked-loop,
clock generator chip. It is capable of synthesizing differential
ECL output frequencies in a range up to 220 MHz from a single
low frequency reference crystal.
V
CC
GND
220
330
GND
+5V
CLOCK
CLOCK
CLOCK
GENERATOR
+5V
GND
V
AA
V
CLOCK
ADV7150
GND
D0-D3
CS R/W
ECL
OUT+
ECL
OUT–
V
REF
OUT
V
REF
V
AA
0.1
μ
F
LOW FREQUENCY
OSCILLATOR
V
CC
GND
220
330
Figure 15. PLL Clock Generator Driving CLOCK,
CLOCK
of
the ADV7150
CLOCK CONT ROL SIGNALS
LOADOUT
T he ADV7150 generates a LOADOUT control signal that runs
at a divided down frequency of the pixel CLOCK . T he frequency
is automatically set to the programmed multiplex rate, controlled
by CR37 and CR36 of Command Register 3.
f
LOADOUT
= f
CLOCK
/4
4:1 Multiplex Mode
f
LOADOUT
= f
CLOCK
/2
2:1 Multiplex Mode
f
LOADOUT
= f
CLOCK
1:1 Multiplex Mode
T he LOADOUT signal is used to directly drive the LOADIN
pixel latch signal of the ADV7150. T his is most simply achieved
by tying the LOADOUT and LOADIN pins together. Alterna-
tively, the LOADOUT signal can be used to drive the frame
buffer’s shift clock signals, returning to the LOADIN input de-
layed with respect to LOADOUT .
If it is not necessary to have a known fixed number of pipeline
delays, there is no limitation on the delay between LOAD-
OUT and LOADIN (LOADOUT [1] and LOADOUT [2]).
LOADIN and Pixel Data must conform to the setup and hold
times (t
8
and t
9
).
If, however, it is required that the ADV7150 has a fixed number
of pipeline delays (t
PD
), LOADOUT and LOADIN must con-
form to timing specifications t
10
and
τ
-t
11
as illustrated in Fig-
ures 4 to 7.
LOADOUT
LOADIN
PIXEL
DATA
ADV7150
VIDEO
FRAME
BUFFER
LOADOUT
LOADIN
ADV7150
VIDEO
FRAME
BUFFER
LOADOUT(1)
LOADOUT(2)
PIXEL
DATA
LOADIN
LOADOUT
LOADOUT(1)
LOADOUT(2)
DELAY
Figure 16. LOADOUT vs. Pixel Clock Input (CLOCK,
CLOCK
)
PRGC K OUT
T he PRGCK OUT control signal outputs a user programmable
clock frequency. It is a divided down frequency of the pixel
CLOCK
(see Figure 8). T he rising edge of PRGCK OUT is
synchronous to the rising edge of LOADOUT
f
PRGCKOUT
= f
CLOCK
/N
where
N
= 4, 8, 16 or 32.
One application of the PRGCK OUT is to use it as the master
clock frequency of the graphics subsystems processor or
controller.
SCK IN, SCK OUT
T hese video memory signals are used to minimize external sup-
port chips. Figure 17 illustrates the function that is provided.
An input signal applied to SCK IN is synchronously AND-ed
with the video blanking signal (
BLANK
). T he resulting signal is
output on SCK OUT . Figure 9 of the T iming Waveform section
shows the relationship between SCK OUT , SCK IN and
BLANK
.
SCKOUT
SCKIN
BLANK
LATCH
ENABLE
SYNC
Figure 17. SCKOUT Generation Circuit
T he SCK OUT signal is essentially the video memory shift con-
trol signal. It is stopped during the screen retrace. Figure 18
shows a suggested frame buffer to ADV7150 interface. T his is a
minimum chip solution and allows the ADV7150 control the
overall graphics system clocking and synchronization.
LOADOUT
LOADIN
SCKIN
SCKOUT
ADV7150
VIDEO
FRAME
BUFFER
PIXEL
DATA
BLANK
Figure 18. ADV7150 Interface Using SCKIN and SCKOUT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7151LS110 | CAP METAL POLYPRO .22UF 630V 5% |
| ADV7151LS135 | CMOS 220 MHz Pseudo-Color Graphics Triple 10-Bit Video RAM-DAC |
| ADV7151LS170 | CMOS 220 MHz Pseudo-Color Graphics Triple 10-Bit Video RAM-DAC |
| ADV7151LS220 | CAP METAL POLYPRO .24UF 630V 3% |
| ADV7151LS85 | CAP METAL POLYPRO .24UF 630V 5% |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7150KS110 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADV7150LS110 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC |
| ADV7150LS135 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADV7150LS170 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADV7150LS220 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。