- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374045 > ADV7150 (Analog Devices, Inc.) CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC(三通道,10位視頻RAM-D/A轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | ADV7150 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC(三通道,10位視頻RAM-D/A轉(zhuǎn)換器) |
| 中文描述： | 220兆赫的CMOS真彩色圖形三路10位顯存，數(shù)模轉(zhuǎn)換器（三通道，10位視頻RAM的的D / A轉(zhuǎn)換器） |
| 文件頁數(shù)： | 13/36頁 |
| 文件大?。?/td> | 434K |
| 代理商： | ADV7150 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ADV7150
–13–
REV. A
Multiplexing
T he onboard multiplexers of the ADV7150 eliminate the need
for external data serializer circuits. Multiple video memory
devices can be connected, in parallel, directly to the device.
VRAM (BANK A)
VRAM (BANK B)
VRAM (BANK C)
VRAM (BANK D)
MULTIPLEXER
24
24
24
24
24
33MHz
33MHz
33MHz
33MHz
ADV7150
VIDEO MEMORY/ FRAME BUFFER
132 MHz
(4 x 33 MHz)
Figure 13. Direct Interfacing of Video Memory to ADV7150
Figure 13 shows four memory banks of 33 MHz memory con-
nected to the ADV7150, running in 4:1 multiplex mode, giving
a resultant pixel or dot clock rate of 132 MHz. As mentioned in
the previous section, the ADV7150 supports a number of color
data formats in 4:1, 2:1 and 1:1 multiplex modes.
In 1:1 multiplex mode, the ADV7150 is clocked using the
LOADIN signal. T his means that there is no requirement for dif-
ferential ECL inputs on CLOCK and
CLOCK
. T he pixel clock is
connected directly to L OADIN. (Note: T he ECL CLOCK can
still be used to generate LOADOUT PRGCK OUT , etc.)
CLOCK CONT ROL CIRCUIT
T he ADV7150 has an integrated Clock Control Circuit (Figure
14). T his circuit is capable of generating both the ADV7150’s
internal clocking signals and external graphics subsystem clock-
ing signals. T otal system synchronization can be attained by us-
ing the parts output clocking signals to drive the controlling
graphics processor’s master clock as well as the video frame
buffers shift clock signals.
CLOCK
ADV7150
CLOCK
DIVIDE BY
N (
÷
N)
LOADOUT
DIVIDE BY
M (
÷
M)
PRGCKOUT
LOADIN
SCKOUT
SCKIN
BLANK
LATCH
ENABLE
SYNC
TO COLOR DATA
MULTIPLEXER
ECL
TO
TTL
M IS A FUNCTION OF MULTIPLEX RATE
M = 4 IN 4:1 MULTIPLEX MODE
M = 2 IN 2:1 MULTIPLEX MODE
M = 1 IN 1:1 MULTIPLEX MODE
N IS INDEPENDENTLY
PROGRAMMABLE
N= (4, 8, 16, 32)
Figure 14. Clock Control Circuit of the ADV7150
Color data is latched into the parts pixel port on every rising
edge of L OADIN (see T iming Waveform, Figure 3). T he
required frequency of LOADIN is determined by the multiplex
rate, where:
f
LOADIN
= f
CLOCK
/4
4:1 Multiplex Mode
f
LOADIN
= f
CLOCK
/2
2:1 Multiplex Mode
f
LOADIN
= f
CLOCK
1:1 Multiplex Mode
Other pixel data signals latched into the device by LOADIN
include
SYNC
,
BLANK
and PS0–PS1.
Internally, data is pipelined through the part by the differential
pixel clock inputs, CLOCK and
CLOCK
. T he LOADIN con-
trol signal needs only have a frequency synchronous relationship
to the pixel CLOCK (see “Pipeline Delay & Onboard Calibra-
tion” section). A completely phase independent LOADIN signal
can be used with the ADV7150, allowing the CLOCK to occur
anywhere during the LOADIN cycle.
Alternatively, the LOADOUT signal of the ADV7150 can be
used. LOADOUT can be connected either directly or indirectly
to LOADIN. Its frequency is automatically set to the correct
LOADIN requirement.
SYNC
,
BLANK
T he
BLANK
and
SYNC
video control signals drive the analog
outputs to the blanking and
SYNC
levels respectively. T hese
signals are latched into the part on the rising edge of LOADIN.
T he
SYNC
information is encoded onto the IOG analog signal
when Bit CR22 of Command Register 2 is set to a Logic “1.”
T he
SYNC
input is ignored if CR22 is set to “0.”
SYNCOUT
In some applications where it is not permissible to encode
SYNC
on green (IOG),
SYNCOUT
can be used as a separate
T T L digital
SYNC
output. T his has the advantage over an inde-
pendent (of the ADV7150)
SYNC
in that it does not necessitate
knowing the absolute pipeline delay of the part. T his allows
complete independence between L OADIN/Pixel Data and
CLOCK . T he
SYNC
input is connected to the device as normal
with Bit CR22 of Command Register 2 set to “0” thereby pre-
venting
SYNC
from being encoded onto IOG. Bit CR12 of
Command Register 1 is set to “1,” enabling
SYNCOUT
. T he
output signal generates a T T L
SYNCOUT
with correct pipeline
delay that is capable of directly driving the composite
SYNC
signal of a computer monitor.
PS0–PS1 (Palette Priority Select Inputs)
T hese pixel port select inputs determine whether or not the de-
vice is selected. T hese controls effectively determine whether the
devices RGB analog outputs are turned-on or shut down. When
the analog outputs are shut down, IOR, IOG and IOB are
forced to 0 mA regardless of the state of the pixel and control
data inputs. T his state is determined on a pixel by pixel basis as
the PS0–PS1 inputs are multiplexed in exactly the same format
as the pixel port color data. T hese controls allow for switching
between multiple palette devices (see Appendix 4). If the values
of PS0 and PS1 match the values programmed into bits MR16
and MR17 of the Mode Register, the device is selected; if there
is no match the device is effectively shut down.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7151LS110 | CAP METAL POLYPRO .22UF 630V 5% |
| ADV7151LS135 | CMOS 220 MHz Pseudo-Color Graphics Triple 10-Bit Video RAM-DAC |
| ADV7151LS170 | CMOS 220 MHz Pseudo-Color Graphics Triple 10-Bit Video RAM-DAC |
| ADV7151LS220 | CAP METAL POLYPRO .24UF 630V 3% |
| ADV7151LS85 | CAP METAL POLYPRO .24UF 630V 5% |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7150KS110 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADV7150LS110 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC |
| ADV7150LS135 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADV7150LS170 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADV7150LS220 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。