參數(shù)資料
型號： ADuC848
廠商： Analog Devices, Inc.
元件分類： ADC
英文描述： MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
中文描述： MicroConverter的多通道ADC的24-/16-Bit與嵌入式62 kB閃存以及單周期控制器
文件頁數(shù)： 31/108頁
文件大?。?/td> 1109K
代理商： ADUC848
ADuC845/ADuC847/ADuC848
ADC Noise Performance with Chop Disabled (CHOP = 1)
Rev. A | Page 31 of 108
Table 14, Table 15, Table 16, and Table 17 show the output rms
noise and output peak-to-peak resolution in bits (rounded to
the nearest 0.5 LSB) for some typical output update rates. The
numbers are typical and are generated at a differential input
voltage of 0 V and a common-mode voltage of 2.5 V. The output
update rate is selected via the SF7 to SF0 bits in the SF filter
register. Note that the peak-to-peak resolution figures represent
the resolution for which there is no code flicker within a 6-
sigma limit.
The output noise comes from two sources. The first source is
the electrical noise in the semiconductor devices (device noise)
used in the implementation of the modulator. The second
source is quantization noise, which is added when the analog
input is converted to the digital domain. The device noise is at a
low level and is independent of frequency. The quantization
noise starts at an even lower level but rises rapidly with increasing
frequency to become the dominant noise source.
The numbers in the tables are given for the bipolar input ranges.
For the unipolar ranges, the rms noise numbers are the same as
the bipolar range, but the peak-to-peak resolution is based on
half the signal range, which effectively means losing 1 bit of
resolution. Typically, the performance of the ADC with chop
disabled shows a 0.5 LSB degradation over the performance
with chop enabled.
Table 14. ADuC845 and ADuC847 Typical Output RMS Noise (μV) vs. Input Range and Update Rate with Chop Disabled
Table 15. ADuC845 and ADuC847 Typical Peak-to-Peak Resolution (Bits) vs. Input Range and Update Rate with Chop Disabled
Table 16. ADuC848 Typical Output RMS Noise (μV) vs. Input Range and Update Rate with Chop Disabled
Table 17. ADuC848 Typical Peak-to-Peak Resolution (Bits) vs. Input Range and Update Rate with Chop Disabled
Data Update Rate
(Hz)
±20 mV
±40 mV
±80 mV
3
1365.33
7.5
9
9
13
315.08
11.5
12.5
13.5
68
59.36
13
14
14.5
82
49.95
13
14
15
255
16.06
13.5
14.5
15.5
Input Range
±320mV
9
13.5
16
16
16
SF Word
±160 mV
9
14
15.5
16
16
±640mV
9
14
16
16
16
±1.28 V
9
14
16
16
16
±2.56 V
9
14
16
16
16
Input Range
±
320 mV
248.39
8.22
0.79
0.91
0.52
SF Word
3
13
68
82
255
Data Update
Rate (Hz)
1365.33
315.08
59.36
49.95
16.06
±
20 mV
30.64
2.07
0.85
0.83
0.52
±
40 mV
24.5
1.95
0.79
0.77
0.58
±
80 mV
56.18
2.28
1.01
0.85
0.59
±
160 mV
100.47
3.24
0.99
0.77
0.48
±
640 mV
468.65
13.9
1.29
1.12
0.57
±
1.28 V
774.36
20.98
2.3
1.59
1.16
±
2.56 V
1739.5
49.26
3.7
3.2
1.68
Input Range
±
320 mV
9
13.5
17
16.5
17.5
SF Word
3
13
68
82
255
Data Update
Rate (Hz)
1365.33
315.08
59.36
49.95
16.06
±
20 mV
7.5
11.5
13
13
13.5
±
40 mV
9
12.5
14
14
14.5
±
80 mV
9
13.5
14.5
15
15.5
±
160 mV
9
14
15.5
16
16.5
±
640 mV
9
14
17
17.5
18.5
±
1.28 V
9
14
17.5
18
18.5
±
2.56 V
9
14
18
18
19
Input Range
±
320 mV
248.39
8.22
0.79
0.91
0.52
SF Word
3
13
69
82
255
Data Update
Rate (Hz)
1365.33
315.08
59.36
49.95
16.06
±
20 mV
30.64
2.07
0.85
0.83
0.52
±
40 mV
24.5
1.95
0.79
0.77
0.58
±
80 mV
56.18
2.28
1.01
0.85
0.59
±
160 mV
100.47
3.24
0.99
0.77
0.48
±
640 mV
468.65
13.9
1.29
1.12
0.57
±
1.28 V
774.36
20.98
2.3
1.59
1.16
±
2.56 V
1739.5
49.26
3.7
3.2
1.68
相關(guān)PDF資料
PDF描述
ADUC848BCP62-3 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
ADUC848BCP62-5 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
ADUC848BCP8-3 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
ADUC848BCP8-5 Cable Gland (Clamp); Connector Shell Size:10SL, 12S; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Thread Size:5/8-24; Approval Categories:MIL-C-5015; Series:97 RoHS Compliant: No
ADUC848BS32-3 MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC848BCP32-3 制造商:Analog Devices 功能描述:10 CHANNEL 16 BIT ADC + FLASH 8 BIT UP - Trays
ADUC848BCP32-5 制造商:Analog Devices 功能描述:10 CHANNEL 16 BIT ADC + FLASH 8 BIT UP - Trays
ADUC848BCP62-3 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.85MHZ 3.3V 56LFCSP - Bulk
ADUC848BCP62-5 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 56-Pin LFCSP EP
ADUC848BCP8-3 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 56-Pin LFCSP EP 制造商:Analog Devices 功能描述:10 CHANNEL 16 BIT ADC + FLASH 8 BIT UP - Trays 制造商:Rochester Electronics LLC 功能描述:10 CHANNEL 16 BIT ADC + FLASH 8 BIT UP - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*