- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄12018 > ADUC812BSZ (Analog Devices Inc)IC ADC 12BIT MULTICH MCU 52-MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC812BSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/57頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT MULTICH MCU 52-MQFP |
| 產(chǎn)品培訓(xùn)模塊： | Process Control |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | MicroConverter® ADuC8xx |
| 核心處理器： | 8052 |
| 芯體尺寸： | 8-位 |
| 速度： | 16MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | PSM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 34 |
| 程序存儲(chǔ)器容量： | 8KB（8K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| EEPROM 大?。?/td> | 640 x 8 |
| RAM 容量： | 256 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x12b，D/A 2x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 52-QFP |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 738 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
REV.
ADuC812
–21–
USER INTERFACE TO OTHER ON-CHIP ADuC812
PERIPHERALS
The following section gives a brief overview of the various
peripherals also available on-chip. A summary of the SFRs used
to control and configure these peripherals is also given.
DAC
The ADuC812 incorporates two 12-bit voltage output DACs
on-chip. Each has a rail-to-rail voltage output buffer capable
of driving 10 k
Ω/100 pF. Each has two selectable ranges, 0 V to
VREF (the internal band gap 2.5 V reference) and 0 V to AVDD.
Each can operate in 12-bit or 8-bit mode. Both DACs share a
control register, DACCON, and four data registers, DAC1H/L,
DAC0H/L. It should be noted that in 12-bit asynchronous mode,
the DAC voltage output will be updated as soon as the DACL
data SFR has been written; therefore, the DAC data registers
should be updated as DACH first, followed by DACL.
E
D
O
M1
G
N
R0
G
N
R1
R
L
C0
R
L
CC
N
Y
S1
D
P0
D
P
Table VIII. DACCON SFR Bit Designations
Bit
Name
Description
7
MODE
The DAC MODE bit sets the overriding operating mode for both DACs.
Set to “1” = 8-bit mode (Write eight Bits to DACxL SFR).
Set to “0” = 12-bit mode.
6
RNG1
DAC1 Range Select Bit.
Set to “1” = DAC1 range 0–VDD.
Set to “0” = DAC1 range 0–VREF.
5
RNG0
DAC0 Range Select Bit.
Set to “1” = DAC0 range 0–VDD.
Set to “0” = DAC0 range 0–VREF.
4
CLR1
DAC1 Clear Bit.
Set to “0” = DAC1 output forced to 0 V.
Set to “1” = DAC1 output normal.
3
CLR0
DAC0 Clear Bit.
Set to “0” = DAC1 output forced to 0 V.
Set to “1” = DAC1 output normal.
2
SYNC
DAC0/1 Update Synchronization Bit.
When set to “1” the DAC outputs update as soon as DACxL SFRs are written. The user can
simultaneously update both DACs by first updating the DACxL/H SFRs while SYNC is “0.” Both
DACs will then update simultaneously when the SYNC bit is set to “1.”
1
PD1
DAC1 Power-Down Bit.
Set to “1” = Power-on DAC1.
Set to “0” = Power-off DAC1.
0
PD0
DAC0 Power-Down Bit.
Set to “1” = Power-on DAC0.
Set to “0” = Power-off DAC0.
DACxH/L
DAC Data Registers
Function
DAC data registers, written by user to update the DAC output.
SFR Address
DAC0L (DAC0 Data Low Byte)
F9H; DAC1L (DAC1 data low byte)FBH
DAC0H (DAC0 Data High Byte)
FAH; DAC1H(DAC1 data high byte)FCH
Power-On Default Value
00H
All four registers
Bit Addressable
No
All four registers
The 12-bit DAC data should be written into DACxH/L, right-justified such that DACL contains the lower eight bits, and the lower
nibble of DACH contains the upper four bits.
DAC Control
DACCON
Register
SFR Address
FDH
Power-On Default Value
04H
Bit Addressable
No
F
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT32UC3C1512C-AZT | IC MCU 32BIT 512KB FLASH 100TQFP |
| VI-JVP-IY-F3 | CONVERTER MOD DC/DC 13.8V 50W |
| VE-233-IY-F2 | CONVERTER MOD DC/DC 24V 50W |
| VE-233-IY-F1 | CONVERTER MOD DC/DC 24V 50W |
| VE-2NY-IW-F1 | CONVERTER MOD DC/DC 3.3V 66W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC812BSZ-01 | 制造商:Analog Devices 功能描述:12-BIT ADC WITH EMBEDDED MCU I.C. |
| ADUC812BSZ-REEL | 功能描述:IC MCU FLASH 12BIT ADC 52MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
| ADUC813BS | 制造商:Analog Devices 功能描述:12-BIT ADC WITH EMBEDDED MCU I.C. - Trays |
| ADUC814 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Small Package 12-Bit ADC with Embedded Flash MCU |
| ADUC814_02 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Small Package 12-Bit ADC with Embedded FLASH MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。