- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1900 > ADUC7126BSTZ126-RL (Analog Devices Inc)IC MCU 16/32B 126KB FLASH 80LQFP PDF資料下載
參數(shù)資料
| 型號： | ADUC7126BSTZ126-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 97/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 16/32B 126KB FLASH 80LQFP |
| 標準包裝： | 1,000 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 41.78MHz |
| 連通性： | EBI/EMI，I²C，SPI，UART/USART |
| 外圍設備： | POR，PWM，WDT |
| 輸入/輸出數(shù)： | 40 |
| 程序存儲器容量： | 126KB（63K x 16） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 32K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 12x12b，D/A 4x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 80-LQFP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁當前第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Data Sheet
ADuC7124/ADuC7126
Rev. C | Page 89 of 108
FIQVEC Register
The FIQ interrupt vector register, FIQVEC, points to a memory
address containing a pointer to the interrupt service routine of
the currently active FIQ. This register should be read only when
an FIQ occurs and FIQ interrupt nesting has been enabled by
setting Bit 1 of the IRQCONN register.
Name:
FIQVEC
Address:
0xFFFF011C
Default Value:
0x00000000
Access:
Read only
Table 136. FIQVEC MMR Bit Descriptions
Bit
Type
Initial
Value
Description
[31:23]
R
0
Always read as 0.
[22:7]
R/W
0
IRQBASE register value.
[6:2]
0
Highest priority source. This is a
value between 0 and 27,
representing the currently active
interrupt source. The interrupts are
listed in Table 126. For example, if
the highest currently active FIQ is
Timer2, then these bits are [00100].
[1:0]
0
Reserved.
FIQSTAN Register
If IRQCONN Bit 1 is asserted and FIQVEC is read, one of the
FIQSTAN[7:0] bits is asserted. The bit that asserts depends on
the priority of the FIQ. If the FIQ is of Priority 0, Bit 0 asserts, if
Priority 1, Bit 1 asserts, and so forth.
When a bit is set in this register all interrupts of that priority
and lower are blocked.
To clear a bit in this register, all bits of a higher priority must be
cleared first. It is possible to clear only one bit at a time. For
example, if this register is set to 0x09, then writing 0xFF
changes the register to 0x08 and writing 0xFF a second time
changes the register to 0x00.
Name:
FIQSTAN
Address:
0xFFFF013C
Default Value:
0x00000000
Access:
Read/write
Table 137. FIQSTAN MMR Bit Descriptions
Bit
Name
Description
31:8
Reserved. These bits are reserved and should
not be written to.
7:0
Setting this bit to 1 enables nesting of FIQ
interrupts. Clearing this bit means no nesting
or prioritization of FIQs is allowed.
External Interrupts and PLA interrupts
The ADuC7124/ADuC7126 provide up to four external
interrupt sources and two PLA interrupt sources. These
external interrupts can be individually configured as level or
rising/falling edge triggered.
To enable the external interrupt source or the PLA interrupt
source, the appropriate bit must first be set in the FIQEN or
IRQEN register. To select the required edge or level to trigger
on, the IRQCONE register must be appropriately configured.
To properly clear an edge-based external IRQ interrupt or an
edge-based PLA interrupt, set the appropriate bit in the IRQCLRE
register.
IRQCONE Register
Name:
IRQCONE
Address:
0xFFFF0034
Default Value:
0x00000000
Access:
Read/write
Table 138. IRQCONE MMR Bit Descriptions
Bit
Value
Name
Description
[31:12]
Reserved. These bits are reserved and should not be written to.
[11:10]
11
PLA1SRC[1:0]
PLA IRQ1 triggers on falling edge.
10
PLA IRQ1 triggers on rising edge.
01
PLA IRQ1 triggers on low level.
00
PLA IRQ1 triggers on high level.
[9:8]
11
IRQ3SRC[1:0]
External IRQ3 triggers on falling edge.
10
External IRQ3 triggers on rising edge.
01
External IRQ3 triggers on low level.
00
External IRQ3 triggers on high level.
相關PDF資料 |
PDF描述 |
|---|---|
| ADUC7129BSTZ126 | IC DAS MCU ARM7 ADC/DDS 80-LQFP |
| ADUC812BSZ-REEL | IC MCU FLASH 12BIT ADC 52MQFP |
| ADUC814BRU | IC ADC 12BIT W/FLASH MCU 28TSSOP |
| ADUC816BCP | IC MCU 8K FLASH ADC/DAC 56LFCSP |
| ADUC824BSZ-REEL | IC MCU 8K FLASH ADC/DAC 52MQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC7128 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-bit ADC & DDS DAC |
| ADUC7128BCPZ126 | 功能描述:IC DAS MCU ARM7 ADC/DDS 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設備:欠壓檢測/復位，POR，WDT 輸入/輸出數(shù):40 程序存儲器容量:96KB（96K x 8） 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587 |
| ADUC7128BCPZ1262 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC |
| ADUC7128BCPZ126-RL | 功能描述:IC DAS MCU ARM7 ADC/DDS 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設備:欠壓檢測/復位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
| ADUC7128BCPZ126-RL2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復。