- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165355 > ADUC7022BCP (ANALOG DEVICES INC) 32-BIT, FLASH, 45.5 MHz, RISC MICROCONTROLLER, QCC40 PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC7022BCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 45.5 MHz, RISC MICROCONTROLLER, QCC40 |
| 封裝： | 6 X 6 MM, MO-220VJJD-2, LFCSP-40 |
| 文件頁(yè)數(shù)： | 3/16頁(yè) |
| 文件大?。?/td> | 199K |
| 代理商： | ADUC7022BCP |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
Preliminary Technical Data
ADuC7020/ADuC7021/ADuC7022
Rev. PrC | Page 11 of 16
ARM Registers
ARM7TDMI has a total of 37 registers, of which 31 are general
purpose registers and six are status registers. Each operating
mode has dedicated banked registers.
When writing user-level programs, 15 general purpose 32-bit
registers (r0 to r14), the program counter (r15) and the current
program status register (CPSR) are usable. The remaining
registers are used only for system-level programming and for
exception handling.
When an exception occurs, some of the standard register are
replaced with registers specific to the exception mode. All
exception modes have replacement banked registers for the
stack pointer (r13) and the link register (r14) as represented in
Figure22. The fast interrupt mode has more registers (8 to 12)
for fast interrupt processing, so that the interrupt processing
can begin without the need to save or restore these registers and
thus save critical time in the interrupt handling process.
Figure22: register organisation
Interrupt latency
The worst case latency for an FIQ, assuming that it is enabled,
consists of the longest time the request can take to pass through
the synchronizer, plus the time for the longest instruction to
complete (the longest instruction is an LDM) which loads all
the registers including the PC, plus the time for the data abort
entry, plus the time for FIQ entry. At the end of this time, the
ARM7TDMI will be executing the instruction at 0x1C (FIQ
interrupt vector address). The maximum total time is 44
processor cycles, which is just over 975 nanoseconds in a system
using a continuous 45 MHz processor clock.
The maximum IRQ latency calculation is similar, but must
allow for the fact that FIQ has higher priority and could delay
entry into the IRQ handling routine for an arbitrary length of
time.
The minimum latency for FIQ or IRQ interrupts is four cycles
in total which consists of the shortest time the request can take
through the synchronizer plus the time to enter the exception
mode.
Note that the ARM7TDMI will always be run in ARM (32-bit)
mode when in privileged modes, i.e. when executing interrupt
service routines.
MEMORY ORGANISATION
The ADuC7020/21/22 incorporate two separate blocks of
memory, 8kByte of SRAM and 64kByte of On-Chip Flash/EE
memory. 62kByte of On-Chip Flash/EE memory are available to
the user, and the remaining 2kBytes are reserved for the factory
configured boot page. These two blocks are mapped as shown
Figure 3.
Note that by default, after a reset, the Flash/EE memory is
mirrored at address 0x00000000. It is possible to remap the
SRAM at address 0x00000000 by clearing bit 0 of the REMAP
MMR. This remap function is described in more details in the
Flash/EE memory chapter.
Re-mappable Memory Space
(Flash/EE or SRAM)
Reserved
00080000h
Flash/EE
Reserved
00011FFFh
00010000h
SRAM
FFFF0000h
FFFFFFFFh
MMRs
0000FFFFh
00000000h
0008FFFFh
Figure 3: Physical memory map
Memory Access
The ARM7 core sees memory as a linear array of 232 byte
location where the different blocks of memory are mapped as
outlined in Figure 3 above.
The ADuC7020/21/22 memory organisation is configured in
little endian format: the least significant byte is located in the
lowest byte address and the most significant byte in the highest
byte address.
user mode
fiq
mode
svc
mode
abord
mode
irq
mode
undefined
mode
r0
r1
r2
r3
r4
r5
r6
r7
r8
r9
r10
r11
r12
r13
r14
r15 (PC)
r8_fiq
r9_fiq
r10_fiq
r11_fiq
r12_fiq
r13_fiq
r14_fiq
r13_svc
r14_svc
r13_abt
r14_abt
r13_irq
r14_irq
r13_und
r14_und
usable in user mode
system modes only
CPSR
SPSR_fiq
SPSR_svc
SPSR_und
SPSR_abt
SPSR_irq
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC812BCPZ-REEL | 8-BIT, FLASH, 11.0592 MHz, MICROCONTROLLER, PQCC56 |
| ADUM1510BRWZ | SPECIALTY ANALOG CIRCUIT, PDSO16 |
| ADUM3210ARZ-RL7 | SPECIALTY ANALOG CIRCUIT, PDSO8 |
| AE101SD1AB | TOGGLE SWITCH, SPDT, LATCHED, 0.02A, 20VDC, THROUGH HOLE-RIGHT ANGLE |
| AE103MD1CB | TOGGLE SWITCH, SPDT, MOMENTARY, 0.02A, 20VDC, THROUGH HOLE-STRAIGHT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC7022BCP32 | 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays |
| ADUC7022BCP62 | 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays |
| ADUC7022BCP62-U1 | 制造商:Analog Devices 功能描述: |
| ADUC7022BCPZ32 | 功能描述:IC MCU FLSH 32K ANLG I/O 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:96KB（96K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587 |
| ADUC7022BCPZ32-RL | 功能描述:IC MCU 12BIT 1MSPS UART 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。