參數(shù)資料
型號: ADSP-21364SBBC-ENG
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PBGA136
封裝: MO-205AE, MBGA-136
文件頁數(shù): 22/52頁
文件大?。?/td> 853K
代理商: ADSP-21364SBBC-ENG
Rev. PrB
|
Page 22 of 52
|
September 2004
ADSP-21364
Preliminary Technical Data
Timer WDTH_CAP Timing
The following timing specification applies to Timer0, Timer1,
and Timer2 in WDTH_CAP (pulse width count and capture)
mode. Timer signals are routed to the DAI_P20–1 pins through
the SRU. Therefore, the timing specifications provided below
are valid at the DAI_P20–1 pins.
DAI Pin to Pin Direct Routing
For direct pin connections only (for example DAI_PB01_I to
DAI_PB02_O).
Table 16. Timer Width Capture Timing
Parameter
Timing Requirement
t
PWI
Min
Max
Unit
Timer Pulse Width
2 t
PCLK
2(2
31
– 1) t
PCLK
ns
Figure 13. Timer Width Capture Timing
DAI_P20-1
(TIMER2-0)
t
PWI
Table 17. DAI Pin to Pin Routing
Parameter
Timing Requirement
t
DPIO
Min
Max
Unit
Delay DAI Pin Input Valid to DAI Output Valid
1.5
10
ns
Figure 14. DAI Pin to PIN Direct Routing
DAI_PN
t
DPIO
DAI_PM
相關(guān)PDF資料
PDF描述
ADSP-21364SBBCZENG SHARC Processor
ADSP-21364SBSQ-ENG SHARC Processor
ADSP-21364SBSQZENG SHARC Processor
ADSP-21364SCSQ-ENG SHARC Processor
ADSP-21364SCSQZENG SHARC Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21364SBBCZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21364SBSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21364SBSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21364SCSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21364SCSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor