參數(shù)資料
型號: ADSP-21266SKSTZ-2D
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號處理
英文描述: SHARC Embedded Processor
中文描述: 16-BIT, 66.67 MHz, OTHER DSP, PQFP144
封裝: ROHS COMPLIANT, MS-026BFB, LQFP-144
文件頁數(shù): 32/44頁
文件大?。?/td> 426K
代理商: ADSP-21266SKSTZ-2D
Rev. B
|
Page 32 of 44
|
May 2005
ADSP-21266
Input Data Port (IDP)
The timing requirements for the IDP are given in
Table 28
and
Figure 23
. IDP Signals (SCLK, FS, SDATA) are routed to the
DAI_P20
1 pins using the SRU. Therefore, the timing specifi-
cations provided below are valid at the DAI_P20
1 pins.
Table 28. Input Data Port (IDP)
Parameter
Timing Requirements
t
SISFS
t
SIHFS
t
SISD
t
SIHD
t
IDPCLKW
t
IDPCLK
Min
Max
Unit
FS Setup Before SCLK Rising Edge
1
FS Hold After SCLK Rising Edge
1
SData Setup Before SCLK Rising Edge
1
SData Hold After SCLK Rising Edge
1
Clock Width
Clock Period
2.5
2.5
2.5
2.5
7
20
ns
ns
ns
ns
ns
ns
1
DATA, SCLK, FS can come from any of the DAI pins. SCLK and FS can also come via the precision clock generators (PCG) or SPORTs. PCG input can be either
CLKIN or any of the DAI pins.
Figure 23. Input Data Port (IDP)
DAI_P20
1
(SCLK)
DAI_P20
1
(FS)
SAMPLE EDGE
t
SISD
t
SIHD
t
SISFS
t
SIHFS
t
IDPCLKW
DAI_P20
1
(SDATA)
相關PDF資料
PDF描述
ADSP-21363 SHARC Processor
ADSP-21363SBBC-ENG SHARC Processor
ADSP-21363SBBCZENG SHARC Processor
ADSP-21364 SHARC Processor
ADSP-21364SBBC-ENG SHARC Processor
相關代理商/技術參數(shù)
參數(shù)描述
ADSP-21267 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21267SKBCZ-X 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21267SKSTZ-X 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21362 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
adsp-21362bbc-1aa 制造商:Analog Devices 功能描述: