參數(shù)資料
型號: ADSP-21266SKSTZ-2D
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號處理
英文描述: SHARC Embedded Processor
中文描述: 16-BIT, 66.67 MHz, OTHER DSP, PQFP144
封裝: ROHS COMPLIANT, MS-026BFB, LQFP-144
文件頁數(shù): 20/44頁
文件大小: 426K
代理商: ADSP-21266SKSTZ-2D
Rev. B
|
Page 20 of 44
|
May 2005
ADSP-21266
Reset
See
Table 12
and
Figure 9
.
Interrupts
The timing specification in
Table 13
and
Figure 10
applies to the
FLAG0, FLAG1, and FLAG2 pins when they are configured as
IRQ0, IRQ1, and IRQ2 interrupts. Also applies to DAI_P20
1
pins when configured as interrupts.
Core Timer
The timing specification in
Table 14
and
Figure 11
applies to
FLAG3 when it is configured as the core timer (CTIMER).
Table 12. Reset
Parameter
Timing Requirements
t
WRST
t
SRST
Min
4t
CK
8
Max
Unit
ns
ns
RESET Pulse Width Low
1
RESET Setup Before CLKIN Low
1
Applies after the power-up sequence is complete. At power-up, the processor’s internal phase-locked loop requires no more than 100
μ
s while RESET is low, assuming
stable VDD and CLKIN (not including start-up time of external clock oscillator).
Figure 9. Reset
CLKIN
RESET
t
WRST
t
SRST
Table 13. Interrupts
Parameter
Timing Requirement
t
IPW
Min
2 × t
CCLK
+2
Max
Unit
ns
IRQx Pulse Width
Figure 10. Interrupts
DAI_P20–1
(FLG2–0)
(IRQ2–0)
t
IPW
Table 14. Core Timer
Parameter
Switching Characteristic
t
WCTIM
Min
4 × t
CCLK
– 1
Max
Unit
ns
CTIMER Pulse Width
Figure 11. Core Timer
FLG3
(CTIMER)
t
WCTIM
相關(guān)PDF資料
PDF描述
ADSP-21363 SHARC Processor
ADSP-21363SBBC-ENG SHARC Processor
ADSP-21363SBBCZENG SHARC Processor
ADSP-21364 SHARC Processor
ADSP-21364SBBC-ENG SHARC Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21267 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21267SKBCZ-X 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21267SKSTZ-X 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21362 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
adsp-21362bbc-1aa 制造商:Analog Devices 功能描述: