參數(shù)資料
型號: ADSP-21060LKB-160
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號處理
英文描述: RES, 2.2 K SM CHIP 5% 50V 1/16 WATT, 0603
中文描述: 48-BIT, 40 MHz, OTHER DSP, PBGA225
封裝: PLASTIC, MS-034AAJ-2, BGA-225
文件頁數(shù): 20/47頁
文件大?。?/td> 366K
代理商: ADSP-21060LKB-160
–20–
ADSP-21060/ADSP-21060L
REV. D
ADSP-21060
Min
ADSP-21060L
Min
Parameter
Max
Max
Units
Timing Requirements:
t
DAD
Address, Selects Delay to Data Valid
1, 2
t
DRLD
RD
Low to Data Valid
1
t
HDA
Data Hold from Address, Selects
3
t
HDRH
Data Hold from
RD
High
3
t
DAAK
ACK Delay from Address, Selects
2, 4
t
DSAK
ACK Delay from
RD
Low
4
18 + DT + W
12 + 5DT/8 + W
18 + DT + W
12 + 5DT/8 + W
ns
ns
ns
ns
ns
ns
0.5
2.0
0.5
2.0
14 + 7DT/8 + W
8 + DT/2 + W
14 + 7DT/8 + W
8 + DT/2 + W
Switching Characteristics:
t
DRHA
Address, Selects Hold after
RD
High
t
DARL
Address, Selects to
RD
Low
2
t
RW
RD
Pulsewidth
t
RWR
RD
High to
WR
,
RD
,
DMAG
x Low
t
SADADC
Address, Selects Setup before
ADRCLK High
2
0 + H
2 + 3DT/8
12.5 + 5DT/8 + W
8 + 3DT/8 + HI
0 + H
2 + 3DT/8
12.5 + 5DT/8 + W
8 + 3DT/8 + HI
ns
ns
ns
ns
0 + DT/4
0 + DT/4
ns
W = (number of wait states specified in WAIT register)
×
t
HI = t
CK
(if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
H = t
CK
(if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).
NOTES
1
Data Delay/Setup: User must meet t
or t
or synchronous spec t
SSDATI
.
2
The falling edge of
MS
x,
SW
,
BMS
is referenced.
3
Data Hold: User must meet t
HDA
or t
HDRH
or synchronous spec t
HSDATI
. See
System Hold Time Calculation
under Test Conditions for the calculation of hold times
given capacitive and dc loads.
4
ACK Delay/Setup: User must meet t
DAAK
or t
DSAK
or synchronous specification t
SACKC
for deassertion of ACK (Low), all three specifications must be met for asser-
tion of ACK (High).
WR
,
DMAG
ACK
DATA
RD
ADDRESS
MS
x,
SW
BMS
t
DARL
t
RW
t
DAD
t
SADADC
t
DAAK
t
HDRH
t
HDA
t
RWR
t
DRLD
ADRCLK
(OUT)
t
DRHA
t
DSAK
Figure 13. Memory Read—Bus Master
Memory Read—Bus Master
Use these specifications for asynchronous interfacing to memo-
ries (and memory-mapped peripherals) without reference to
CLKIN. These specifications apply when the ADSP-2106x is
the bus master accessing external memory space. These switching
characteristics also apply for bus master synchronous read/write
timing (see Synchronous Read/Write – Bus Master below). If
these timing requirements are met, the synchronous read/write
timing can be ignored (and vice versa).
相關PDF資料
PDF描述
ADSP-21060LKS-133 ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21060LKS-160 ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21061KS-133 ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21061 ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21061L ADSP-2106x SHARC DSP Microcomputer Family
相關代理商/技術參數(shù)
參數(shù)描述
ADSP-21060LKBZ-160 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADSP-21060LKS-133 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 33MHz 33MIPS 240-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:FLOATING PT PROCESSOR, 3.3V, 33MHZ. - Bulk
ADSP-21060LKS-160 功能描述:IC DSP CONTROLLER 32BIT 240MQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21060LKSZ-133 功能描述:IC DSP CONTROLLER 32BIT 240-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21060LKSZ-160 功能描述:IC DSP CONTROLLER 32BIT 240MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤