參數(shù)資料
型號(hào)： ADSP-1981BL
廠商： Analog Devices, Inc.
元件分類： Codec
英文描述： AC 97 SoundMAX Codec
中文描述： 交流97 SoundMAX編解碼器
文件頁(yè)數(shù)： 23/32頁(yè)
文件大小： 326K
代理商： ADSP-1981BL
AD1981BL
Bit
SPCV
Rev. A | Page 23 of 32
Mnemonic
SPDIF Configuration Valid
(Read-Only)
Function
This bit indicates the status of the SPDIF transmitter subsystem, enabling the driver to
determine if the currently programmed SPDIF configuration is supported. SPCV is always valid,
independent of the SPDIF enable bit status.
SPCV = 0 indicates that the current SPDIF configuration (SPSA, SPSR, DAC slot rate, DRS) is not
valid (not supported).
SPCV = 1 indicates that the current SPDIF configuration (SPSA, SPSR, DAC slot rate, DRS) is valid
(supported).
When asserted, this bit forces the SPDIF stream validity flag (Bit 28 within each SPDIF L/R
subframe) to be controlled by the V bit (D15) in Register 0x3A (SPDIF control register).
VFORCE = 0 and V = 0; the validity bit is managed by the codec error detection logic.
VFORCE = 0 and V = 1; the validity bit is forced high, indicating the subframe data is invalid.
VFORCE = 1 and V = 0; the validity bit is forced low, indicating the subframe data is valid.
VFORCE = 1 and V = 1; the validity bit is forced high, indicating the subframe data is invalid.
VFORCE
Validity Force Bit
(Reset Default = 0)
Table 32. AC ’97 2.2 AMAP-Compliant Default SPDIF Slot Assignments
Codec ID
Function
00
2-Channel Primary w/SPDIF
00
4-Channel Primary w/SPDIF
00
6-Channel Primary w/SPDIF
01
+2-Channel Secondary w/SPDIF
01
+4-Channel Secondary w/SPDIF
10
+2-Channel Secondary w/SPDIF
10
+4-Channel Secondary w/SPDIF
11
+2-Channel Secondary w/SPDIF
SPSA = 00
3 and 4
3 and 4
3 and 4
3 and 4
3 and 4
3 and 4
3 and 4
3 and 4
SPSA = 01
7 and 8 (default)
7 and 8
7 and 8
7 and 8
7 and 8
7 and 8
7 and 8
7 and 8
SPSA = 10
6 and 9
6 and 9 (default)
6 and 9
6 and 9 (default)
6 and 9
6 and 9 (default)
6 and 9
6 and 9
SPSA = 11
10 and 11
10 and 11
10 and 11 (default)
10 and 11 (default)
10 and 11 (default)
10 and 11 (default)
PCM FRONT DAC RATE REGISTER
Index 0x2C
Reg
No.
0x2C
Name
PCM
Front
DAC
Rate
D15
SRF15
D14
SRF14
D13
SRF13
D12
SRF12
D11
SRF11
D10
SRF10
D9
SRF9
D8
SRF8
D7
SRF7
D6
SRF6
D5
SRF5
D4
SRF4
D3
SRF3
D2
SRF2
D1
SRF1
D0
SRF0
Default
0xBB80
This read/write sample rate control register contains a 16-bit unsigned value, representing the rate of operation in Hz.
Table 33.
Bit
SRF [15:0]
Mnemonic
Sample Rate
Function
The sampling frequency range is from 7 kHz (0x1B58) to 48 kHz (0xBB80) in 1 Hz increments. If 0 is written to
VRA, the sample rate is reset to 48 kHz.
PCM ADC RATE REGISTER
Index 0x32
Reg
No.
0x32
Name
PCM L/R
ADC
Rate
D15
SRA15
D14
SRA14
D13
SRA13
D12
SRA12
D11
SRA11
D10
SRA10
D9
SRA9
D8
SRA8
D7
SRA7
D6
SRA6
D5
SRA5
D4
SRA4
D3
SRA3
D2
SRA2
D1
SRA1
D0
SRA0
Default
0xBB80
This read/write sample rate control register contains a 16-bit unsigned value, representing the rate of operation in Hz.
Table 34.
Bit
SRA [15:0]
Mnemonic
Sample Rate
Function
The sampling frequency range is from 7 kHz (0x1B58) to 48 kHz (0xBB80) in 1 Hz increments. If 0 is written to
VRA, the sample rate is reset to 48 kHz.
相關(guān)PDF資料
PDF描述
AD1981BL AC ’97 SoundMAX㈢ Codec
AD1981BLJSTZ2 AC ’97 SoundMAX㈢ Codec
AD1981BLJSTZ-REEL2 AC ’97 SoundMAX㈢ Codec
AD1981HD HD Audio SoundMAX Codec
AD1981HDJSTZ HD Audio SoundMAX Codec
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2100 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor
ADSP-2100A 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers
ADSP-2100AJG 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor
ADSP-2100AJP 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor
ADSP-2100AKG 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*