REF" />
參數(shù)資料
型號: ADS8361EVM
廠商: Texas Instruments
文件頁數(shù): 26/29頁
文件大?。?/td> 0K
描述: EVAL MOD FOR ADS8361
產(chǎn)品培訓模塊: Data Converter Basics
標準包裝: 1
ADC 的數(shù)量: 2
位數(shù): 16
采樣率(每秒): 500k
數(shù)據(jù)接口: 串行
輸入范圍: 0 ~ 5 V
在以下條件下的電源(標準): 150mW @ 500kSPS
工作溫度: -40°C ~ 125°C
已用 IC / 零件: ADS8361
已供物品:
產(chǎn)品目錄頁面: 893 (CN2011-ZH PDF)
相關產(chǎn)品: ADS8361IRHBTG4-ND - IC ADC DUAL 16BIT 500KSPS 32VQFN
ADS8361IRHBRG4-ND - IC ADC DUAL 16BIT 500KSPS 32VQFN
ADS8361IRHBR-ND - IC ADC DUAL 16BIT 500KSPS 32VQFN
ADS8361IDBQRG4-ND - IC ADC DUAL 16BIT 500KSPS 24QSOP
ADS8361IDBQR-ND - IC ADC DUAL 16BIT 500KSPS 24QSOP
ADS8361IDBQG4-ND - IC ADC DUAL 16BIT 500KSPS 24QSOP
296-17411-6-ND - IC ADC DUAL 16BIT 500KSPS 32VQFN
296-17411-1-ND - IC ADC DUAL 16BIT 500KSPS 32VQFN
296-17411-2-ND - IC ADC DUAL 16BIT 500KSPS 32VQFN
296-13812-5-ND - IC ADC DUAL 16BIT 500KSPS 24QSOP
其它名稱: 296-19922
ADS8361EVM-ND
ADS8361
6
SBAS230E
www.ti.com
PIN CONFIGURATION
Top View
SSOP
BGND
CH B1+
CH B1–
CH B0+
CH B0–
CH A1+
CH A1–
CH A0+
CH A0–
REFIN
REFOUT
AGND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
BVDD
SERIAL DATA A
SERIAL DATA B
BUSY
CLOCK
CS
RD
CONVST
A0
M0
M1
AVDD
ADS8361
Top View
QFN
SSOP QFN
PIN
NAME
DESCRIPTION
128
BGND
Digital I/O Ground. Connect directly to analog ground (pin 12).
2
1
CH B1+
Noninverting Input Channel B1
3
2
CH B1–
Inverting Input Channel B1
4
3
CH B0+
Noninverting Input Channel B0
5
4
CH B0–
Inverting Input Channel B0
6
5
CH A1+
Noninverting Input Channel A1
7
6
CH A1–
Inverting Input Channel A1
8
7
CH A0+
Noninverting Input Channel A0
9
8
CH A0–
Inverting Input Channel A0
10
9
REFIN
Reference Input
11
10
REFOUT
2.5V Reference Output
12
AGND
Analog Ground. Connect directly to digital ground (pin 1).
13
AVDD
Analog Power Supply, +5VDC. Decouple to analog ground with a 0.1μF ceramic capacitor and a 10μF tantalum capacitor.
14
16
M1
Selects between the Serial Outputs. When M1 is LOW, both Serial Output A and Serial Output B are selected for data transfer. When M1
is HIGH, Serial output A is configured for both Channel A data and Channel B data; Serial Output B goes into tri-state (i.e., high impedance).
15
17
M0
Selects between two-channel and four-channel operation. When M0 is LOW, two-channel operation is selected and operates in
conjunction with A0. When A0 is HIGH, Channel A1 and Channel B1 are being converted. When A0 is LOW, Channel A0 and Channel
B0 are being converted. When M0 is HIGH, four-channel operation is selected. In this mode, all four channels are converted in sequence
starting with Channels A0 and B0, followed by Channels A1 and B1.
16
18
A0
A0 operates in conjunction with M0. With M0 LOW and A0 HIGH, Channel A1 and Channel B1 are converted. With M0 LOW and A0 LOW,
Channel A0 and Channel B0 are converted.
17
19
CONVST Convert Start. When CONVST switches from LOW to HIGH, the device switches from the sample to hold mode, independent of the status
of the external clock.
18
20
RD
Synchronization Pulse for the Serial Output.
19
21
CS
Chip Select. When LOW, the Serial Output A and Serial Output B outputs are active; when HIGH, the serial outputs are tri-stated.
20
22
CLOCK
An external CMOS-compatible clock can be applied to the CLOCK input to synchronize the conversion process to an external source.
The CLOCK pin controls the sampling rate by the equation: fSAMPLE (max) = CLOCK/20.
21
23
BUSY
BUSY goes HIGH during a conversion and returns LOW after the third LSB has been transmitted on either the Serial A or Serial B output
pin.
22
24
SERIAL
The Serial Output data word is comprised of channel information and 16 bits of data. In operation, data is valid on the falling edge of
DCLOCK for 20 edges after the rising edge of RD.
23
25
SERIAL
The Serial Output data word is comprised of channel information and 16 bits of data. In operation, data is valid on the falling edge of
DCLOCK for 20 edges after the rising edge of RD. When M1 is HIGH, both Channel A data and Channel B data are available.
24
27
BVDD
Digital I/O Power Supply, 2.7V to 5.5V
PIN DESCRIPTIONS
DATA B
DATA A
CH B1+
CH B1
CH B0+
CH B0
CH A1+
CH A1
CH A0+
CH A0
SERIAL DATA B
BUSY
CLOCK
CS
RD
CONVST
A0
M0
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
ADS8361(1)
NC
(2)
NC
(2)
NC
(2)
NC
(2)
BGND
BVDD
NC
(2)
SERIAL
DATA
A
32
31
30
29
28
27
26
25
REF
IN
REF
OUT
NC
(2)
AGND
AV
DD
NC
(2)
NC
(2)
M1
9
10
11
12
13
14
15
16
NOTE: (1) The thermal pad is internally connected to the substrate.
This pad can be connected to the analog ground or left floating.
Keep the thermal pad separate from the digital ground, if possible.
(2) NC = Not Connected.
相關PDF資料
PDF描述
RBM12DCBN CONN EDGECARD 24POS R/A .156 SLD
R-729.0D CONV DC/DC 2A 12-28VIN 9V
SK102M025ST CAP ALUM 1000UF 25V 20% RADIAL
R-726.5P CONV DC/DC 2A 8.5-28VIN 6.5V
DK-S6-EMBD-G DEV KIT EMBEDDED SPARTAN 6
相關代理商/技術參數(shù)
參數(shù)描述
ADS8361IBDBQ 制造商:Rochester Electronics LLC 功能描述:DUAL 250KHZ-16 BIT, 2+2 CHANNEL - Bulk 制造商:Texas Instruments 功能描述:DUAL 250KHZ-16 BIT, 2+2 CHANNEL - Rail/Tube
ADS8361IBDBQR 制造商:Texas Instruments 功能描述:DUAL 250KHZ-16 BIT, 2+2 CHANNEL - Tape and Reel
ADS8361IDBQ 功能描述:模數(shù)轉換器 - ADC 16-Bit 500 kSPS 2 ADC 4ch ser out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS8361IDBQG4 功能描述:模數(shù)轉換器 - ADC 16-Bit 500 kSPS 2 ADC 4ch ser out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS8361IDBQR 功能描述:模數(shù)轉換器 - ADC 16-Bit 500 kSPS 2 ADC 4ch ser out RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32