- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10444 > ADS7818PG4 (Texas Instruments)IC 12BIT 500KHZ ADC CONV 8-DIP PDF資料下載
參數(shù)資料
| 型號： | ADS7818PG4 |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 4/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 12BIT 500KHZ ADC CONV 8-DIP |
| 產品培訓模塊： | Data Converter Basics |
| 標準包裝： | 50 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 20mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 8-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個差分，單極 |
| 配用： | 296-19913-ND - EVAL MOD FOR ADS7818 |
12
ADS7818
D11
(MSB)
DATA
CLK
CONV
D10
D1
D0
(LSB)
23
1
4
13
14
15
16
1
2
3
D11
(MSB)
t
ACQ
t
DRP
Input Voltage(2) (V)
Output
Code
0V
FS = Full-Scale Voltage = 2 V
REF
1 LSB = FS/4096
4.999V(1)
00...010
00...001
00...000
11...101
11...110
11...111
1 LSB
NOTES: (1) For external reference, value is 2 V
REF – 1 LSB. (2) Voltage
at converter input: +IN–(–IN).
FIGURE 7. Ideal Input Voltages and Output Codes.
DSP INTERFACING
Figure 8 shows a timing diagram that might be used with a
typical digital signal processor such as a TI DSP. For the
buffered serial port (BSP) on the TMS320C54X family,
CONV would tied to BFSX, CLK would be tied to BCLKX,
and DATA would be tied to BDR.
SPI/QSPI INTERFACING
Figure 9 shows the timing diagram for a typical serial
peripheral interface (SPI) or queued serial peripheral inter-
face (QSPI). Such interfaces are found on a number of
microcontrollers form various manufacturers. CONV would
be tied to a general purpose I/O pin (SPI) or to a PCX pin
(QSPI), CLK would be tied to the serial clock, and DATA
would be tied to the serial input data pin such as MISO
(master in slave out).
Note the time tDRP shown in Figure 9. This represents the
maximum amount of time between CONV going LOW and
the start of the conversion clock. Since CONV going LOW
places the sample and hold in the hold mode and because the
hold capacitor looses charge over time, there is a require-
ment that time tDRP be met as well as the maximum clock
period (tCKP).
LAYOUT
For optimum performance, care should be taken with the
physical layout of the ADS7818 circuitry. This is particu-
larly true if the CLK input is approaching the maximum
input rate.
The basic SAR architecture is sensitive to glitches or sudden
changes on the power supply, reference, ground connec-
tions, and digital inputs that occur just prior to latching the
output of the analog comparator. Thus, during any single
conversion for an n-bit SAR converter, there are n “win-
dows” in which large external transient voltages can easily
affect the conversion result. Such glitches might originate
from switching power supplies, nearby digital logic, and
high power devices. The degree of error in the digital output
depends on the reference voltage, layout, and the exact
timing of the external event. The error can change if the
external event changes in time with respect to the CLK
input.
FIGURE 8. Typical DSP Interface Timing.
D11
(MSB)
DATA
CLK
CONV
D10
D1
D0
(LSB)
12
15
16
3
12
13
14
15
16
1
2
3
4
D11
(MSB)
D10
D9
FIGURE 9. Typical SPI/QSPI Interface Timing.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-25L-IW-F3 | CONVERTER MOD DC/DC 28V 100W |
| VE-JNL-MY-B1 | CONVERTER MOD DC/DC 28V 50W |
| VE-JNK-MY-B1 | CONVERTER MOD DC/DC 40V 50W |
| MS3101E16S-1S | CONN RCPT 7POS FREE HNG W/SCKT |
| VI-25B-IW-F1 | CONVERTER MOD DC/DC 95V 100W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADS7819 | 制造商:BB 制造商全稱:BB 功能描述:12-Bit 800kHz Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
| ADS7819 WAF | 制造商:Texas Instruments 功能描述: |
| ADS7819P | 制造商:Rochester Electronics LLC 功能描述:12 BIT A/D CONVERTER - Bulk |
| ADS7819PB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADS7819U | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。