- 您現在的位置：買賣IC網 > PDF目錄10444 > ADS7818PG4 (Texas Instruments)IC 12BIT 500KHZ ADC CONV 8-DIP PDF資料下載
參數資料
| 型號： | ADS7818PG4 |
| 廠商： | Texas Instruments |
| 文件頁數： | 3/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 12BIT 500KHZ ADC CONV 8-DIP |
| 產品培訓模塊： | Data Converter Basics |
| 標準包裝： | 50 |
| 位數： | 12 |
| 采樣率（每秒）： | 500k |
| 數據接口： | 串行 |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 20mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 8-PDIP |
| 包裝： | 管件 |
| 輸入數目和類型： | 1 個差分，單極 |
| 配用： | 296-19913-ND - EVAL MOD FOR ADS7818 |
11
ADS7818
Table II offers a look at the two different modes of operation
and the difference in power consumption.
the conversion will terminate immediately, before all 12-bits
have been decided. This can be a very useful feature when
a resolution of 12-bits is not needed. An example would be
when the converter is being used to monitor an input voltage
until some condition is met. At that time, the full resolution
of the converter would then be used. Short-cycling the
conversion can result in a faster conversion rate or lower
power dissipation.
There are several very important items shown in Figure 6.
The conversion currently in progress is terminated when
CONV is taken HIGH during the conversion and then taken
LOW prior to tCKCH before the start of the 13th clock cycle.
Note that if CONV goes LOW during the 13th clock cycle,
then the LSB first mode will be entered (Figure 5). Also,
when CONV goes LOW, the DATA output immediately
transitions to high impedance. If the output bit that is present
during that clock period is needed, CONV must not go LOW
until the bit has been properly latched into the receiving
logic.
DATA FORMAT
The ADS7818 output data is in straight binary format as
shown in Figure 7. This figure shows the ideal output code
for the given input voltage and does not include the effects
of offset, gain, or noise.
POWER WITH
fSAMPLE
CLK = 16 fSAMPLE
CLK = 8MHz
500kHz
11mW
250kHz
10mW
7mW
100kHz
9mW
4mW
TABLE II. Power Consumption versus CLK Input.
LSB FIRST DATA TIMING
Figure 5 shows a method to transmit the digital result in a
least-significant bit (LSB) format. This mode is entered
when CONV is pulled HIGH during the conversion (before
the end of the 12th clock) and then pulled LOW during the
13th clock (when D0, the LSB, is being transmitted). The
next 11 clocks then repeat the serial data, but in an LSB first
format. The converter enters the power-down mode during
the 13th clock and resumes normal operation when CONV
goes HIGH.
SHORT-CYCLE TIMING
The conversion currently in progress can be “short-cycled”
with the technique shown in Figure 6. This term means that
FIGURE 6. Short-cycle Timing.
D11
(MSB)
DATA
CONVERSION IN PROGRESS
IDLE
CLK
CONV
POWER MODE
FULL POWER
LOW POWER
D10
D8
D9
D7
12
3
5
46
7
D6
INTERNAL
CONVERSION
STATE
t
CVDD
t
CVL
t
CVH
HOLD
SAMPLE
SAMPLE/HOLD
MODE
NOTE: (1) The conversion currently in progress can be stopped by pulling CONV LOW during the conversion. This must occur at
least t
CKCS prior to the start of the 13th clock cycle. The DATA output pin will tri-state and the device will enter the power-down
mode when CONV is pulled LOW.
(1)
t
CVPD
相關PDF資料 |
PDF描述 |
|---|---|
| VI-25L-IW-F3 | CONVERTER MOD DC/DC 28V 100W |
| VE-JNL-MY-B1 | CONVERTER MOD DC/DC 28V 50W |
| VE-JNK-MY-B1 | CONVERTER MOD DC/DC 40V 50W |
| MS3101E16S-1S | CONN RCPT 7POS FREE HNG W/SCKT |
| VI-25B-IW-F1 | CONVERTER MOD DC/DC 95V 100W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADS7819 | 制造商:BB 制造商全稱:BB 功能描述:12-Bit 800kHz Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
| ADS7819 WAF | 制造商:Texas Instruments 功能描述: |
| ADS7819P | 制造商:Rochester Electronics LLC 功能描述:12 BIT A/D CONVERTER - Bulk |
| ADS7819PB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADS7819U | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。