- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165354 > ADS1251 (Texas Instruments, Inc.) "ResolutionPlus 24-Bit PDF資料下載
參數(shù)資料
| 型號： | ADS1251 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | "ResolutionPlus 24-Bit |
| 中文描述： | ResolutionPlus 24 位 20kHz 低功耗模數(shù)轉(zhuǎn)換器 |
| 文件頁數(shù)： | 4/17頁 |
| 文件大?。?/td> | 323K |
| 代理商： | ADS1251 |
ADS1251
12
SBAS184A
www.ti.com
POWER-DOWN MODE
The normal state of SCLK is LOW; however, by holding
SCLK HIGH, the ADS1251 will enter power-down mode. This
is accomplished by holding SCLK HIGH for at least 20
consecutive DOUT/DRDY periods (see Figure 14). After the
ADS1251 circuitry detects that SCLK has been held HIGH for
four consecutive DOUT/DRDY cycles, the DOUT/DRDY pin
pulses LOW for one CLK cycle and then is held HIGH, and
the modulator is held in a reset state. If SCLK is held HIGH
for an additional 16 DOUT/DRDY periods, the ADS1251
enters power-down mode. The part will be released from
power-down mode on the falling edge of SCLK. It is impor-
tant to note that the DOUT/DRDY pin is held HIGH after four
DOUT/DRDY cycles, but power-down mode is not entered
for an additional 16 DOUT/DRDY periods. The first
DOUT/DRDY pulse after the falling edge of SCLK occurs at
t16 and indicates valid data. Subsequent DOUT/DRDY pulses
will occur normally.
SERIAL INTERFACE
The ADS1251 includes a simple serial interface which can be
connected to microcontrollers and digital signal processors in
a variety of ways. Communications with the ADS1251 can
commence on the first detection of the DOUT/DRDY pulse
after power up.
It is important to note that the data from the ADS1251 is a
24-bit result transmitted MSB-first in Offset Binary Two’s
Complement format, as shown in Table III.
The data must be clocked out before the ADS1251 enters
DRDY mode to ensure reception of valid data, as described
in the DOUT/DRDY section of this data sheet.
TABLE III. ADS1251 Data Format (Offset Binary Two’s
Complement).
DIFFERENTIAL VOLTAGE INPUT
DIGITAL OUTPUT (HEX)
+Full-Scale
7FFFFFH
Zero
000000H
–Full-Scale
800000H
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNITS
tDRDY
Conversion Cycle
384 CLK
ns
DRDY Mode
36 CLK
ns
DOUT Mode
348 CLK
ns
t1
DOR Write Time
6 CLK
ns
t2
DOUT/DRDY LOW Time
6 CLK
ns
t3
DOUT/DRDY HIGH Time (Prior to Data Out)
6 CLK
ns
t4
DOUT/DRDY HIGH Time (Prior to Data Ready)
24 CLK
ns
t5
Rising Edge of CLK to Falling Edge of DOUT/DRDY
30
ns
t6
End of DRDY Mode to Rising Edge of First SCLK
30
ns
t7
End of DRDY Mode to Data Valid (Propagation Delay)
30
ns
t8
Falling Edge of SCLK to Data Valid (Hold Time)
5
ns
t9
Falling Edge of SCLK to Next Data Out Valid (Propagation Delay)
30
ns
t10
SCLK Setup Time for Synchronization or Power Down
30
ns
t11
DOUT/DRDY Pulse for Synchronization or Power Down
1 CLK
ns
t12
Rising Edge of SCLK Until Start of Synchronization
1537 CLK
7679 CLK
ns
t13
Synchronization Time
0.5 CLK
6143.5 CLK
ns
t14
Falling Edge of CLK (After SCLK Goes LOW) Until Start of DRDY Mode
2042.5 CLK
ns
t15
Rising Edge of SCLK Until Start of Power Down
7681 CLK
ns
t16
Falling Edge of CLK (After SCLK Goes LOW) Until Start of DRDY Mode
2318.5 CLK
ns
t17
Falling Edge of Last DOUT/DRDY to Start of Power Down
6144.5 CLK
ns
TABLE II. Digital Timing.
FIGURE 11. DOUT/DRDY Partitioning.
DATA
DRDY Mode
DOUT Mode
DATA
t
4
t
2
t
3
t
1
DRDY Mode
DOUT/DRDY
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS5102IPFBR | 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE |
| ADS5103 | "10 Bit |
| ADS5103CPFB | 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE |
| ADS5103CPFBR | 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE |
| ADS5103EVM | 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS1251EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADS1251 ADC Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| ADS1251U | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC ResolutionPlus 24Bit 20kHz Lo-Power RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1251U | 制造商:Texas Instruments 功能描述:IC 24BIT ADC SMD 1251 SOIC8 |
| ADS1251U | 制造商:Texas Instruments 功能描述:IC ADC 24BIT 20KSPS SOIC-8 |
| ADS1251U/2K5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC ResolutionPlus 24Bit 20kHz Lo-Power RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。