參數(shù)資料
型號(hào): ADN2811ACP-CML
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字傳輸電路
英文描述: OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
中文描述: CLOCK RECOVERY CIRCUIT, QCC48
封裝: 7 X 7 MM, LEAD FREE, MO-220-VKKD-2, LFCSP-48
文件頁(yè)數(shù): 5/16頁(yè)
文件大小: 359K
代理商: ADN2811ACP-CML
REV. A
ADN2811
–5–
PIN CONFIGURATION
PIN 1
TOP VIEW
ADN2811
THRADJ 1
VCC 2
VEE 3
VREF 4
PIN 5
NIN 6
SLICEP 7
SLICEN 8
VEE 9
LOL 10
XO1 11
XO2 12
R
R
R
V
T
T
V
V
C
V
R
R
36 VCC
35 VCC
34 VEE
33 VEE
32 NC
31 NC
30 RATE
29 VEE
28 VCC
27 VEE
26 VCC
25 CF2
4
4
4
4
4
4
4
4
4
3
3
3
NC = NO CONNECT
PIN FUNCTION DESCRIPTION
Pin No.
1
2, 26, 28, Pad
3, 9, 16, 19, 22, 27, 29,
33, 34, 42, 43, 46
4
5
6
7
8
10
11
12
13
Mnemonic
THRADJ
VCC
VEE
Type
AI
P
P
Description
LOS Threshold Setting Resistor
Analog Supply
Ground
VREF
PIN
NIN
SLICEP
SLICEN
LOL
XO1
XO2
REFCLKN
AO
AI
AI
AI
AI
DO
AO
AO
DI
Internal V
REF
Voltage. Decouple to GND with 0.1
μ
F capacitor.
Differential Data Input. CML.
Differential Data Input. CML.
Differential Slice Level Adjust Input
Differential Slice Level Adjust Input
Loss of Lock Indicator. LVTTL active high.
Crystal Oscillator
Crystal Oscillator
Differential REFCLK Input. LVTTL, LVCMOS, LVPECL, LVDS
(LVPECL, LVDS only at 155.52 MHz).
Differential REFCLK Input. LVTTL, LVCMOS, LVPECL, LVDS
(LVPECL, LVDS only at 155.52 MHz).
Reference Source Select. “0” = on-chip oscillator with external crystal;
“1” = external clock source, LVTTL.
Differential Test Data Input
Differential Test Data Input
Digital Supply
Frequency Loop Capacitor
Reference Frequency Select (See Table II) LVTTL.
Reference Frequency Select (See Table II) LVTTL.
Frequency Loop Capacitor
Data Rate Select (See Table I) LVTTL.
No Connect
Output Driver Supply
Differential Retimed Data Output. CML.
Differential Retimed Data Output. CML.
Disable Clock and Data Outputs. Active high. LVTTL.
Differential Recovered Clock Output. CML.
Differential Recovered Clock Output. CML.
Bypass CDR Mode. Active high. LVTTL.
Loss of Signal Detect Output. Active high. LVTTL.
Enable Test Data Inputs. Active high. LVTTL.
14
REFCLKP
DI
15
REFSEL
DI
17
18
20, 47
21
23
24
25
30
31, 32
35, 36
37
38
39
40
41
44
45
48
TDINP
TDINN
VCC
CF1
REFSEL1
REFSEL0
CF2
RATE
NC
VCC
DATAOUTN
DATAOUTP
SQUELCH
CLKOUTN
CLKOUTP
BYPASS
SDOUT
LOOPEN
AI
AI
P
AO
DI
DI
AO
DI
DI
P
DO
DO
DI
DO
DO
DI
DO
DI
Type: P = Power, AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output
相關(guān)PDF資料
PDF描述
ADN2811ACP-CML-RL OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812 Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812ACP Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812ACP-RL Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812ACP-RL7 Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADN2811ACP-CML-RL 制造商:Analog Devices 功能描述:CDR 2488.32Mbps/2666.06Mbps SONET/SDH 48-Pin LFCSP EP T/R
ADN2811ACPZ-CML 功能描述:IC CLK/DATA REC W/AMP 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
ADN2811ACPZ-CML-RL 功能描述:IC CLK DATA REC SDH 2.66GHZ 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):上次購(gòu)買時(shí)間 PLL:是 主要用途:SONET/SDH,STM 輸入:CML 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:是/是 頻率 - 最大值:2.66GHz 電壓 - 電源:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商器件封裝:48-LFCSP(7x7) 標(biāo)準(zhǔn)包裝:1
ADN2812 制造商:AD 制造商全稱:Analog Devices 功能描述:Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812ACP 制造商:Analog Devices 功能描述:IC CLOCK/DATA RECOVERY