- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374016 > ADMC401BST (ANALOG DEVICES INC) Single-Chip, DSP-Based High Performance Motor Controller PDF資料下載
參數(shù)資料
| 型號： | ADMC401BST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Single-Chip, DSP-Based High Performance Motor Controller |
| 中文描述： | 24-BIT, 13 MHz, OTHER DSP, PQFP144 |
| 封裝： | PLASTIC, LQFP-144 |
| 文件頁數(shù)： | 25/60頁 |
| 文件大?。?/td> | 417K |
| 代理商： | ADMC401BST |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
ADMC401
–25–
REV. B
Simultaneous Sampling Mode
This operating mode is selected by clearing both Bits 3 and 4 of
the ADCCTRL register. In this mode, the eight analog inputs
are sampled as four pairs of simultaneously sampled inputs with
VIN0 and VIN4 being the first pair of sampled inputs, followed
by VIN1 and VIN5, followed by VIN2 and VIN6, followed by
VIN3 and VIN7. Following the rising edge of the convert start
command (either internally or externally derived), the internal
control logic simultaneously samples the VIN0 and VIN4 analog
inputs using the dual internal sample and hold amplifiers. The
internal control logic subsequently multiplexes these two signals
into the A/D core of the ADMC401. The conversion of each
signal requires 3 1/2 ADC clock cycles. Following the hold
operation, the VIN0 input is applied to the first stage of the
pipeline during the next ADC clock cycle. For the next clock
cycle, the VIN0 signal is applied to the second stage of the
pipeline and the VIN4 input is applied to the first stage of this
pipeline. In this clock cycle, the second pair of inputs is also
simultaneously sampled. This process continues to feed signals
into the A/D core until all eight channels have been converted.
The timing of this conversion sequence is shown in Figure 19.
CONVERT VIN7
S&H VIN3 & VIN7
S&H VIN1 & VIN5
S&H VIN2 & VIN6
CONVERT
START
ADC
CLOCK
S&H VIN0 & VIN4
CONVERT VIN0
CONVERT VIN4
CONVERT VIN1
CONVERT VIN5
CONVERT VIN2
CONVERT VIN6
CONVERT VIN3
t
CKADC
Figure 19. ADC Timing for Simultaneous Sampling Oper-
ating Mode
In this operating mode, there is a unique status bit in the
ADCSTAT register that is set as soon as data is available for
each pair of simultaneously sampled signals. Bit 0 of the
ADCSTAT is set as soon as the data in both the ADC0 and
ADC4 registers is valid, Bit 1 is set as soon as the data in ADC1
and ADC5 is valid, Bit 2 is set as soon as the data in ADC2 and
Table II. Digital Data Format of ADC
VIN0 (V)
≥
2
×
V
REF
2
×
V
REF
– 1 LSB
2
×
V
REF
– 2 LSB
V
REF
+ 1 LSB
V
REF
V
REF
– 1 LSB
0 + 1 LSB
0
< 0
ASHAN (V)
VCORE (V)
≥
+V
REF
V
REF
– 1 LSB
V
REF
– 2 LSB
0 + 1 LSB
0
0 – 1 LSB
–V
REF
+ 1 LSB
–V
REF
<–V
REF
Digital Data (Hex)
Digital Data (Binary)
OTR
V
REF
V
REF
V
REF
V
REF
V
REF
V
REF
V
REF
V
REF
V
REF
0x7FF0
0x7FF0
0x7FE0
0x0010
0x0000
0xFFF0
0x8010
0x8000
0x8000
0111 1111 1111 0000
0111 1111 1111 0000
0111 1111 1110 0000
0000 0000 0001 0000
0000 0000 0000 0000
1111 1111 1111 0000
1000 0000 0001 0000
1000 0000 0000 0000
1000 0000 0000 0000
1
0
0
0
0
0
0
0
1
where
AV
SS
is nominally at 0 V and AV
DD
is nominally at +5 V. Of
course, identical input constraints and requirements apply for
the other analog inputs VIN1 to VIN7 as well as the BSHAN
and GAIN inputs.
ADC DATA FORMAT AND OUT-OF-RANGE DETECTION
The digital data from the A/D core that is stored in the dedi-
cated, memory mapped ADC registers (ADC0 to ADC7 as well
as ADCXTRA) is stored as left-aligned, twos complement data.
The output data format for normal operation in the single-
ended configuration of Figure 18 is given in Table II for one
analog input (VIN0 and ASHAN). Naturally, identical condi-
tions apply for all other analog inputs.
As well as the 12-bit data word, the A/D core produces an out-
of-range bit that is set when the analog input to the core exceeds
the allowable range (–V
REF
to +V
REF
). There is a dedicated 8-bit
ADCOTR register that stores the eight OTR bits for the A/D
conversions of the signals on the VIN0 to VIN7 inputs. There is
a single bit for each analog input; if Bit 0 of the ADCOTR register
is set, the VIN0 input has exceeded the permissible input range.
Therefore, following a complete conversion cycle, if this register
is zero, no signal has exceeded the input range. If the OTR bit
for a given analog input is set, it is possible to determine if the
signal has overranged (less than 2
×
V
REF
) or underranged (less
than 0 V) by monitoring the MSB of the data word and the
OTR bit, as outlined in Table III.
Table III. Out-of-Range Truth Table
OTR
MSB
Condition
In Range:
V
REF
≤
VIN
0
≤
2
×
V
REF
–1
LSB
In Range: 0
≤
VIN
0
≤
V
REF
– 1
LSB
Overrange:
VIN
0
≥
2
×
V
REF
Underrange:
VIN
0 < 0
0
0
1
1
0
1
0
1
ADC OPERATING MODES
The A/D conversion system of the ADMC401 may be config-
ured to operate in four basic modes that are selected by Bits 3
and 4 of the ADCCTRL register. Following reset, the default
setting is that both of these bits are cleared and
Simultaneous
Sampling
mode is selected.
Simultaneous Sampling Mode (ADCCTRL(4 . . . 3) = 00)
Sequential Sampling Mode (ADCCTRL(4 . . . 3) = 01)
Offset Calibration Mode (ADCCTRL(4 . . . 3) = 10)
Gain Calibration Mode (ADCCTRL(4 . . . 3) = 11)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADMC401 | Single-Chip, DSP-Based High Performance Motor Controller |
| ADMC401-ADVEVALKIT | Circular Connector; No. of Contacts:5; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:10; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:10-5 RoHS Compliant: No |
| ADMC401-PB | Single-Chip, DSP-Based High Performance Motor Controller |
| ADMCF340 | DashDSPTM 64-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End |
| ADMCF340BST | DashDSPTM 64-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADMC401BSTZ | 功能描述:IC DSP 8CH 12BIT MOTCTRL 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:電機(jī)控制 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADMC401BSTZKL1 | 制造商:Analog Devices 功能描述: |
| ADMC401-PB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Chip, DSP-Based High Performance Motor Controller |
| ADMCF326 | 制造商:AD 制造商全稱:Analog Devices 功能描述:28-Lead Flash Memory DSP Motor Controller |
| ADMCF326BN | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。