- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373981 > ADF4108BCPZ-RL (ANALOG DEVICES INC) PLL Frequency Synthesizer PDF資料下載
參數(shù)資料
| 型號： | ADF4108BCPZ-RL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | XO, clock |
| 英文描述： | PLL Frequency Synthesizer |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 8000 MHz, QCC20 |
| 封裝： | 4 X 4 MM, LEAD FREE, LFCSP-20 |
| 文件頁數(shù)： | 18/20頁 |
| 文件大?。?/td> | 350K |
| 代理商： | ADF4108BCPZ-RL |
ADF4108
INTERFACING
Rev. 0 | Page 18 of 20
The ADF4108 has a simple SPI-compatible serial interface for
writing to the device. CLK, DATA, and LE control the data
transfer. When LE (Latch Enable) goes high, the 24 bits that
have been clocked into the input register on each rising edge of
CLK are transferred to the appropriate latch. See Figure 2 for
the timing diagram and Table 5 for the latch truth table.
The maximum allowable serial clock rate is 20 MHz. This
means that the maximum update rate possible for the device is
833 kHz or one update every 1.2 μs. This is certainly more than
adequate for systems that have typical lock times in hundreds of
microseconds.
ADuC812 INTERFACE
Figure 21 shows the interface between the ADF4108 and the
ADuC812 MicroConverter. Since the ADuC812 is based on an
8051 core, this interface can be used with any 8051 based
microcontroller. The MicroConverter is set up for SPI master
mode with CPHA = 0. To initiate the operation, the I/O port
driving LE is brought low. Each latch of the ADF4108 needs a
24-bit word. This is accomplished by writing three 8-bit bytes
from the MicroConverter to the device. When the third byte
has been written, the LE input should be brought high to
complete the transfer.
On first applying power to the ADF4108, it needs four writes
(one each to the initialization latch, function latch, R counter
latch, and N counter latch) for the output to become active.
I/O port lines on the ADuC812 are also used to control power-
down (CE input) and to detect lock (MUXOUT configured as
lock detect and polled by the port input).
When operating in the mode described, the maximum
SCLOCK rate of the ADuC812 is 4 MHz. This means that the
maximum rate at which the output frequency can be changed
will be 166 kHz.
CLK
DATA
LE
CE
MUXOUT
(LOCK DETECT)
MOSI
ADF4108
SCLOCK
I/O PORTS
ADuC812
0
Figure 21. ADuC812 to ADF4108 Interface
ADSP-2181 INTERFACE
Figure 22 shows the interface between the ADF4108 and the
ADSP-21xx Digital Signal Processor. The ADF4108 needs a
24-bit serial word for each latch write. The easiest way to
accomplish this using the ADSP21xx family is to use the
autobuffered transmit mode of operation with alternate
framing. This provides a means for transmitting an entire block
of serial data before an interrupt is generated. Set up the word
length for 8 bits and use three memory locations for each 24-bit
word. To program each 24-bit latch, store the three 8-bit bytes,
enable the autobuffered mode, and then write to the transmit
register of the DSP. This last operation initiates the autobuffer
transfer.
CLK
DATA
LE
CE
MUXOUT
(LOCK DETECT)
MOSI
ADF4108
SCLOCK
I/O FLAGS
ADSP-21xx
TFS
0
Figure 22. ADSP-21xx to ADF4108 Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4108BCPZ-RL7 | PLL Frequency Synthesizer |
| ADF4108BRUZ | PLL Frequency Synthesizer |
| ADF4108BRUZ-RL | PLL Frequency Synthesizer |
| ADF4108BRUZ-RL7 | PLL Frequency Synthesizer |
| ADF4113BCHIPS | Circular Connector; No. of Contacts:37; Series:LJT06R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-35 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4108BCPZ-RL7 | 功能描述:IC PLL FREQUENCY SYNTH 20-LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4108BRUZ | 制造商:Analog Devices 功能描述:PLL FREQ SYNTHESIZER SGL UP TO 325MHZ 16TSSOP - Rail/Tube |
| ADF4108BRUZ-RL | 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL Frequency Synthesizer |
| ADF4108BRUZ-RL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL Frequency Synthesizer |
| ADF4108L703F | 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL Frequency Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。