- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2064 > ADDI7100BCPZRL (Analog Devices Inc)IC PROCESSOR CCD SIGNAL7 32LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADDI7100BCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR CCD SIGNAL7 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 5,000 |
| 類型： | CCD 信號(hào)處理器，12 位 |
| 應(yīng)用： | 數(shù)碼相機(jī) |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 帶卷 (TR) |
ADDI7100
Rev. C | Page 11 of 20
TERMINOLOGY
Differential Nonlinearity (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Therefore,
every code must have a finite width. No missing codes guaranteed
to 12-bit resolution indicates that all 4096 codes, respectively,
must be present over all operating conditions.
Peak Nonlinearity
Peak nonlinearity, a full signal chain specification, refers to the
peak deviation of the output of the ADDI7100 from a true
straight line. The point used as zero scale occurs 0.5 LSB before
the first code transition. Positive full scale is defined as a level
that is 1.5 LSB beyond the last code transition. The deviation is
measured from the middle of each particular output code to the
true straight line. The error is then expressed as a percentage of
the 2 V ADC full-scale signal. The input signal is always gained
appropriately to fill the full-scale range of the ADC.
Total Output Noise
The rms output noise is measured using histogram techniques.
The standard deviation of the ADC output codes is calculated
in LSBs and represents the rms noise level of the total signal
chain at the specified gain setting. The output noise can be
converted to an equivalent voltage, using the relationship
1 LSB = (ADC Full Scale/2N codes)
where N is the bit resolution of the ADC. For example, 1 LSB of
the ADDI7100 is 0.5 mV.
Power Supply Rejection (PSR)
PSR is measured with a step change applied to the supply pins.
This represents a very high frequency disturbance on the power
supply of the ADDI7100. The PSR specification is calculated
from the change in the data outputs for a given step change in
the supply voltage.
Internal Delay for SHP/SHD
The internal delay (also called aperture delay) is the time delay
that occurs from the time a sampling edge is applied to the
ADDI7100 until the actual sample of the input signal is held.
Both SHP and SHD sample the input signal during the transi-
tion from low to high; therefore, the internal delay is measured
from the rising edge of each clock to the instant that the actual
internal sample is taken.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADDI9023BBCZ | IC DRVR CCD VERT 12CH 40CSPBGA |
| ADG3123BRUZ-REEL7 | IC LEVEL TRANSLATOR 8CH 20-TSSOP |
| ADG3231BRJ-REEL7 | IC SW LLT 1.65/3.6 LV SOT23-6 |
| ADG3232BRJ-REEL7 | IC SW LLT 1.65/3.6 LV SOT23-8 |
| ADG3233BRM-REEL | IC SW LLT 1.65/3.6V BYPASS 8MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADDI9000BBCZRL | 制造商:Analog Devices 功能描述: |
| ADDI9000BCBZRL | 制造商:Analog Devices 功能描述:DRIVER |
| ADDI9000XCBZ | |
| ADDI9001BBCZ | 制造商:Analog Devices 功能描述: |
| ADDI9001BBCZRL | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。