參數(shù)資料
型號(hào): ADDI7100BCPZRL
廠商: Analog Devices Inc
文件頁數(shù): 17/20頁
文件大?。?/td> 0K
描述: IC PROCESSOR CCD SIGNAL7 32LFCSP
標(biāo)準(zhǔn)包裝: 5,000
類型: CCD 信號(hào)處理器,12 位
應(yīng)用: 數(shù)碼相機(jī)
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ(5x5)
包裝: 帶卷 (TR)
ADDI7100
Rev. C | Page 6 of 20
07
60
8-
01
3
CCD
SIGNAL
(CCDIN)
EFFECTIVE PIXELS
CLPOB
OPTICAL BLACK PIXELS
HORIZONTAL
BLANKING
DUMMY PIXELS
EFFECTIVE PIXELS
PBLK
NOTES
1. CLPOB AND PBLK SHOULD BE ALIGNED WITH THE CCD SIGNAL INPUT (CCDIN).
CLPOB WILL OVERWRITE PBLK. PBLK WILL NOT AFFECT CLAMP OPERATION IF OVERLAPPING WITH CLPOB.
2. PBLK SIGNAL IS OPTIONAL. KEEP THE PBLK PIN IN THE INACTIVE STATE IF NOT USED.
3. DIGITAL OUTPUT DATA WILL BE ALL ZEROS DURING PBLK. OUTPUT DATA LATENCY IS FIFTEEN DATACLK CYCLES.
OUTPUT
DATA
EFFECTIVE PIXEL DATA
OB PIXEL DATA
DUMMY BLACK
EFFECTIVE DATA
ACTIVE
Figure 4. Typical Clamp Timing (Default Polarity Settings)
相關(guān)PDF資料
PDF描述
ADDI9023BBCZ IC DRVR CCD VERT 12CH 40CSPBGA
ADG3123BRUZ-REEL7 IC LEVEL TRANSLATOR 8CH 20-TSSOP
ADG3231BRJ-REEL7 IC SW LLT 1.65/3.6 LV SOT23-6
ADG3232BRJ-REEL7 IC SW LLT 1.65/3.6 LV SOT23-8
ADG3233BRM-REEL IC SW LLT 1.65/3.6V BYPASS 8MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADDI9000BBCZRL 制造商:Analog Devices 功能描述:
ADDI9000BCBZRL 制造商:Analog Devices 功能描述:DRIVER
ADDI9000XCBZ
ADDI9001BBCZ 制造商:Analog Devices 功能描述:
ADDI9001BBCZRL 制造商:Analog Devices 功能描述: