- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382831 > ADC1413S065HN (NXP Semiconductors N.V.) Single 14 bits ADC; 65 Msps; serial JESD204A PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC1413S065HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Single 14 bits ADC; 65 Msps; serial JESD204A |
| 封裝： | ADC1413S065HN/C1<SOT1152-1 (HVQFN32R)|<<http://www.nxp.com/packages/SOT1152-1.html<1<Always Pb-free,;ADC1413S065HN/C1<SOT1152-1 (HVQFN32R)|<<http://www.nxp.com/packages/S |
| 文件頁(yè)數(shù)： | 28/38頁(yè) |
| 文件大?。?/td> | 780K |
| 代理商： | ADC1413S065HN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)
ADC1413S_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 8 June 2011
28 of 38
NXP Semiconductors
ADC1413S series
Single 14-bit ADC: serial JESD204A interface
11.6.4
JESD204A digital control registers
Table 24.
Default values are highlighted.
Bit
Symbol
7 to 0
TESTPAT_2[13:6]
Register Test pattern 2 (address 0015h)
Access
R/W
Value
00000000 custom digital test pattern (bit 13 to 6)
Description
Table 25.
Default values are highlighted.
Bit
Symbol
7 to 3
TESTPAT_3[5:0]
2 to 0
-
Register Test pattern 3 (address 0016h)
Access
R/W
-
Value
00000
000
Description
custom digital test pattern (bit 5 to 0)
not used
Table 26.
Default values are highlighted.
Bit
Symbol
7
RXSYNC_ERROR
6 to 4
RESERVED[2:0]
3 to 2
-
1
POR_TST
0
RESERVED
SER_Status (address 0801h)
Access
R/W
-
-
-
-
Value
0
100
00
0
0
Description
set to 1 when a synchronization error occurs
reserved
not used
power-on-reset
reserved
Table 27.
Default values are highlighted.
Bit
Symbol
7
SW_RST
6 to 4
-
3
FSM_SW_RST
SER_Reset (address 0802h)
Access
R/W
-
R/W
Value
0
000
0
Description
initiates a software reset of the JEDEC204A unit
not used
initiates a software reset of the internal state machine of
JEDEC204A unit
not used
2 to 0
-
-
000
Table 28.
Default values are highlighted.
Bit
Symbol
7
-
6
RESERVED
5
SYNC_POL
SER_Control1 (address 0805h)
Access
-
R/W
R/W
Value
0
0
Description
not used
reserved
defines the sync signal polarity:
synchronization signal is active low
synchronization signal is active high
defines the input mode of the sync signal:
synchronization input mode is set in Differential mode
synchronization input mode is set in Single-ended mode
not used
LSB are swapped to MSB at the scrambler input:
disable
enable
0
1
4
SYNC_SINGLE_ENDED R/W
0
1
1
3
2
-
REV_SCR
-
-
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1413S065HN | Single 14 bits ADC; 65 Msps; serial JESD204A |
| ADC1413S080HN | Single 14 bits ADC; 80 Msps; serial JESD204A |
| ADC1413S105HN | Single 14 bits ADC; 105 Msps; serial JESD204A |
| ADC1413S125HN | Single 14 bits ADC; 125Msps; serial JESD204A |
| ADC1443D125HD | Dual channel 14-bit ADC; 125 Msps; JESD204B-compliant CGVxpress? serial outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1413S065HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SGL 14b ADC 65MSPS SERIAL JESD204A RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1413S065HN-C1 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN32 - Bulk |
| ADC1413S065HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN32 - Tape and Reel |
| ADC1413S080HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SGL 14b ADC 80MSPS SERIAL JESD204A RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。