參數(shù)資料
型號: ADC1213S065HN
廠商: NXP Semiconductors N.V.
元件分類: 外設(shè)及接口
英文描述: Single 12 bits ADC; 65 Msps; serial JESD204A
封裝: ADC1213S065HN/C1<SOT1152-1 (HVQFN32R)|<<http://www.nxp.com/packages/SOT1152-1.html<1<Always Pb-free,;ADC1213S065HN/C1<SOT1152-1 (HVQFN32R)|<<http://www.nxp.com/packages/S
文件頁數(shù): 27/39頁
文件大?。?/td> 719K
代理商: ADC1213S065HN
ADC1213S_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 9 June 2011
27 of 39
NXP Semiconductors
ADC1213S series
Single 12-bit ADC; serial JESD204A interface
11.6.3
Register description
11.6.3.1
ADC control registers
Table 18.
Default values are highlighted.
Bit
Symbol
7 to 2
-
1
ENABLE
Register SPI control (address 0003h)
Access
-
R/W
Value
111111
Description
not used
ADC SPI control enable:
ADC does not get the next SPI command
ADC gets the next SPI command
not used
0
1
1
0
-
-
Table 19.
Default values are highlighted.
Bit
Symbol
7
SW_RST
Register Reset and Power-down mode (address 0005h)
Access
R/W
Value
Description
reset digital part:
no reset
performs a reset of the digital part
not used
Power-down mode:
normal (power-up)
full power-down
sleep
normal (power-up)
0
1
00000
6 to 2
1 to 0
-
PD[1-0]
-
R/W
00
01
10
11
Table 20.
Default values are highlighted.
Bit
Symbol
7 to 5
-
4
SE_SEL
Register Clock (address 0006h)
Access
-
R/W
Value
000
Description
not used
select SE clock input pin:
select CLKM input
select CLKP input
differential/single-ended clock input select:
fully differential
single-ended
not used
select clock input divider by 2:
disable
enable
duty cycle stabilizer enable:
disable
enable
0
1
3
DIFF_SE
R/W
0
1
0
2
1
-
CLKDIV2_SEL
-
R/W
0
1
0
DCS_EN
R/W
0
1
相關(guān)PDF資料
PDF描述
ADC1213S080HN Single 12 bits ADC; 80 Msps; serial JESD204A
ADC1213S105HN Single 12 bits ADC; 105 Msps; serial JESD204A
ADC1213S125HN Single 12 bits ADC; 125Msps; serial JESD204A
ADC1410S065HN Single 14-bit ADC 65 Msps CMOS or LVDS DDR digital outputs
ADC1410S065HN Single 14-bit ADC 65 Msps CMOS or LVDS DDR digital outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC1213S065HN/C1,5 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SGL 12BIT ADC 65MSPS SERIAL JESD204A RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1213S065HN-C1 制造商:Integrated Device Technology Inc 功能描述:HVQFN32 - Bulk
ADC1213S065HN-C18 制造商:Integrated Device Technology Inc 功能描述:HVQFN32 - Tape and Reel
ADC1213S080C1 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps serial JESD204A interface