參數(shù)資料
型號(hào)： ADC1213S065HN
廠商： NXP Semiconductors N.V.
元件分類： 外設(shè)及接口
英文描述： Single 12 bits ADC; 65 Msps; serial JESD204A
封裝： ADC1213S065HN/C1<SOT1152-1 (HVQFN32R)|<<http://www.nxp.com/packages/SOT1152-1.html<1<Always Pb-free,;ADC1213S065HN/C1<SOT1152-1 (HVQFN32R)|<<http://www.nxp.com/packages/S
文件頁(yè)數(shù)： 21/39頁(yè)
文件大?。?/td> 719K
代理商： ADC1213S065HN
ADC1213S_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 9 June 2011
21 of 39
NXP Semiconductors
ADC1213S series
Single 12-bit ADC; serial JESD204A interface
11.5 JESD204A serializer
For more information about the JESD204A standard refer to the JEDEC web site.
11.5.1
Digital JESD204A formatter
The block placed after the ADC core is used to implement all functions of the JESD204A
standard. This ensures signal integrity and guarantees the clock and the data recovery at
the receiver side.
The block is highly parameterized and can be configured in various ways depending on
the sampling frequency and the number of lanes used.
Fig 20. CML output connection to the receiver (AC-coupling)
CMLP
CMLN
12 mA to 26 mA
100 Ω
50 Ω
50 Ω
10 nF
10 nF
005aaa187
V
DDD
-
+
RECEIVER
Fig 21. General overview of the JESD204A serializer
FRAME
TO
OCTETS
F octets
SCRAMBLER
TX transport layer
CF: position of controls bits
HD: frame boundary break
Padding with Tails bits (TT)
M
×
(N'
×
S) bits
L
×
(F) octets
L octets
N' = N + CS
S samples per frame cycle
N bits from Cr
+
CS bits for control
M CONVERTERS
L LANES
TX CONTROLLER
LANE 0
8-bit/
10-bit
SER
ALIGNMENT
CHARACTER
GENERATOR
SYNC~
005aaa198
相關(guān)PDF資料
PDF描述
ADC1213S080HN Single 12 bits ADC; 80 Msps; serial JESD204A
ADC1213S105HN Single 12 bits ADC; 105 Msps; serial JESD204A
ADC1213S125HN Single 12 bits ADC; 125Msps; serial JESD204A
ADC1410S065HN Single 14-bit ADC 65 Msps CMOS or LVDS DDR digital outputs
ADC1410S065HN Single 14-bit ADC 65 Msps CMOS or LVDS DDR digital outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC1213S065HN/C1,5 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SGL 12BIT ADC 65MSPS SERIAL JESD204A RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1213S065HN-C1 制造商:Integrated Device Technology Inc 功能描述:HVQFN32 - Bulk
ADC1213S065HN-C18 制造商:Integrated Device Technology Inc 功能描述:HVQFN32 - Tape and Reel
ADC1213S080C1 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps serial JESD204A interface
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*