- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375252 > ADAV803ASTZ (ANALOG DEVICES INC) 8-Channel 14-Bit Single-Supply Voltage-Output DAC; Package: LQFP (10x10mm); No of Pins: 52; Temperature Range: Industrial PDF資料下載
參數(shù)資料
| 型號： | ADAV803ASTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | 8-Channel 14-Bit Single-Supply Voltage-Output DAC; Package: LQFP (10x10mm); No of Pins: 52; Temperature Range: Industrial |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | ROHS COMPLIANT, MS-026BCD, LQFP-64 |
| 文件頁數(shù)： | 26/56頁 |
| 文件大?。?/td> | 906K |
| 代理商： | ADAV803ASTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
ADAV803
Table 11. RxBCONF3 Functionality
RxBCONF0
Receiver Us
0
384 bits with Preamble Z as the start of the block.
1
768 bits with Preamble Z as the start of the block.
Rev. 0 | Page 26 of 56
er Bit Buffer Size
The updating of the user bit buffer is controlled by Bits
RxBCONF2–1 and Bit 7 to Bit 4 of the channel status register, as
shown in Table 12 and Table 13.
Table 12. RxBCONF2–1 Functionality
RxBCONF
Bit 2
Bit 1
Receiver User Bit Buffer Configuration
0
0
User bits are ignored.
0
1
Update second buffer when first buffer is full.
1
0
Format according to Byte 1, Bit 4 to Bit 7, if
PRO bit is set. Format according to
IEC60958-3, if PRO bit is clear.
Table 13. Automatic User Bit Configuration
Bits
7
6
5
4
Configuration
0
0
0
0
User bits are ignored.
0
1
0
0
AES-18 format: the user bit buffer is treated in
the same way as when RxBCONF2–1 = 0b01.
1
0
0
0
User bit buffer is updated in the same way as
when RxBCONF2–1 = 0b01 and RxBCONF0 =
0b00.
1
1
0
0
User-defined format: the user bit buffer is
treated in the same way as when RxB
= 0b01.
Automatic Receiver User Bit Buffer
CONF2–1
When the user bit buffer has been filled, the RxUBINT
interrupt bit in the interrupt status register is set, provided that
the RxUBINT mask bit is set, to indicate that the buffer has new
information and can be read.
nd
s,
he
e first 10 bytes
.
.
for one channel of channel status informa-
the TxCSSWITCH bit determines if the data
loaded to the transmitter channel status buffer is intended for
Channel A or Channel B. In most cases, the channel status bits
for Channel A and Channel B are the same, in which case
setting the Tx_A/B_Same bit reads the data from the trans-
mitter channel status buffer and transmits it on both channels.
to
the
the
e 48
d.
For the special case when the user data is formatted according
to the IEC60958-3 standard into messages made of information
units, called IUs, the zeros stuffed between each IU and each
message are removed and only the IUs are stored. Once the e
of the message is sensed by more that eight zeros between IU
the user bit buffer is updated with the complete message and t
first buffer begins looking for the start of the next message.
Each IU is stored as a byte consisting of 1, Q, R, S, T, U, V, and W
bits (see the IEC60958-3 specification for more information).
When 96 IUs are received, the Q subcode of the IUs is stored in
the Q subcode buffer, consisting of 10 bytes. The Q subcode is
the Q bits taken from each of the 96 IUs. Th
(80 bits) of the Q subcode contain information sent by CD, MD,
and DAT systems. The last 16 bits of the Q subcode are used to
perform a CRC check of the Q subcode. If an error occurs in
the CRC check of the Q subcode, the QCRCERROR bit is set
This is a sticky bit that remains high until the register is read
Transmitter Operation
The SPDIF transmitter has a similar buffer structure to the
receive section. The transmitter channel status buffer occupies
24 bytes of the register map. This buffer is long enough to store
the 192 bits required
tion. Setting
Because the channel status information is rarely changed during
transmission, the information contained in the buffer is
transmitted repeatedly. The Disable_Tx_Copy bit can be used
prevent the channel status bits from being copied from
transmitter CS buffer into the SPDIF transmitter buffer until
the user has finished loading the buffers. This feature is typically
used, if the Channel A data and Channel B data are different.
Setting the bit prevents the data from being copied. Clearing
bit allows the data to be copied and then transmitted. Figur
shows how the buffers are organize
0
TxCSSWITCH
TRANSMIT
CS BUFFER
(0x38–0x4F)
CHANNEL
STATUS A
(24 × 8 BITS)
BITS)
CHANNEL
STATUS B
(24 × 8
DITOUT
SPDIF
TRANSMIT
FFER
BU
uffer
As with the receiver section, the transmitted user bits are also
uired, because, unlike the channel
double-buffered. This is req
status bits, the user bits do not necessarily repeat themselves.
The user bits can be buffered in various configurations, as listed
in Table 14. Transmission of the user bits is determined by the
state of the BCONF3 bit. If the bit is 0, the user bits begin
transmitting right away without alignment to the Z pream
this bit is 1, the user bits do not start transmitting until a
Z preamble occurs when the TxBCONF2–1 bits are 01.
Table 14. T
ble. If
ransmitter User Bit Buffer Configurations
TxBCONF2-1
Bit 2
Bit 1
Transmitter User Bit Buffer Configuration
0
0
Zeros are transmitted for the user bits.
0
1
Host writes user bits to the buffer until it is full.
1
0
Writes the user bits to the buffer in IUs
specified by IEC60958-3 and transmits them
according to the standard.
1
1
First 10 bytes of the user-bit buffer are
configured to store a Q subcode.
Figure 48. Transmitter Channel Status B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADAV803ASTZ-REEL | 8-Channel 14-Bit Single-Supply Voltage-Output DAC; Package: LQFP (10x10mm); No of Pins: 52; Temperature Range: Industrial |
| ADC-912A | Microprocessor-Compatible 12-Bit A/D Converter(微處理器兼容12位A/D轉(zhuǎn)換器) |
| ADC0834BCN | Serial I/O 8-Bit A/D Converters with Multiplexer Options |
| ADC0834CCN | Serial I/O 8-Bit A/D Converters with Multiplexer Options |
| ADC0838 | Serial I/O 8-Bit A/D Converters with Multiplexer Options |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADAV803ASTZ-REEL | 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| ADAV804AST | 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk |
| ADAV804ASTZ | 制造商:Analog Devices 功能描述: |
| ADB.1X40 | 制造商:FACOM 功能描述:SCREWDRIVER STUB POZI NO.1 制造商:FACOM 功能描述:SCREWDRIVER, STUB, POZI NO.1 制造商:FACOM 功能描述:SCREWDRIVER, STUB, POZI NO.1; Overall Length:90mm; Blade Length:40mm; SVHC:No SVHC (19-Dec-2012); Range:PZ1; Screwdriver Type:Pozi; Tip / Nozzle Size:PZ1; Tip / Nozzle Style:Pozidriv ;RoHS Compliant: NA |
| ADB0039 | 制造商:AVOCENT 功能描述:Cyclades - Crossover adapter - RJ-45 (M) - RJ-45 (F) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。