- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375252 > ADAV803ASTZ (ANALOG DEVICES INC) 8-Channel 14-Bit Single-Supply Voltage-Output DAC; Package: LQFP (10x10mm); No of Pins: 52; Temperature Range: Industrial PDF資料下載
參數(shù)資料
| 型號(hào)： | ADAV803ASTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | 8-Channel 14-Bit Single-Supply Voltage-Output DAC; Package: LQFP (10x10mm); No of Pins: 52; Temperature Range: Industrial |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | ROHS COMPLIANT, MS-026BCD, LQFP-64 |
| 文件頁數(shù)： | 18/56頁 |
| 文件大?。?/td> | 906K |
| 代理商： | ADAV803ASTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
ADAV803
DAC SECTION
The ADAV803 has two DAC channels arranged as a stereo
with single-ended analog outputs. Each channel has its own
independently programmable attenuator, adjustable in 1
of 0.375 dB per step. The DAC can receive data from the
playback or auxiliary input ports, the SRC, the ADC, or the DIR.
Each analog output pin sits at a dc level of VREF, and swings 1.0
V rms for a 0 dB digital input signal. A single op amp third-
order external low-pass filter is recommen
frequency noise present on the output pins. Note that the use of
op amps with low slew rate or low bandwidth can cause high
frequency noise and tones to fold down into the audio band.
Care should be taken in selecting these components.
Rev. 0 | Page 18 of 56
pair
28 steps
ded to remove high
e noise
d
nal
op amps, which might draw mor than 50 μA or have dynamic
load changes, extra buffering should be used to preserve the
qua
lity of the ADAV803 reference.
an be selected from
.375
ault to
electing a Sample Rate
Correct operation of the DAC is dependent upon the data rate
provided to the DAC, the master clock applied to the DAC, and
the selected interpolation rate. By default, the DAC assumes that
the MCLK rate is 256 times the sample rate, which requires an
8-times oversampling rate. This combination is suitable for
sample rates of up to 48 kHz.
For a 96 kHz data rate that has a 24.576 MHz MCLK (256 × f
S
)
associated with it, the DAC MCLK divider should be set to
divide the MCLK by 2. This prevents the DAC engine from
running too fast. To compensate for the reduced MCLK rate, the
interpolator should be selected to operate in 4 × (DAC MCLK =
128 × f
S
). Similar combinations can be selected for different
sample rates.
REG 0x63
BITS 5–3
D
S
S
The FILTD and FILTR pins should be bypassed by external
capacitors to AGND. The FILTD pin is used to reduce th
of the internal DAC bias circuitry, thereby reducing the DAC
output noise. The voltage at the VREF pin, FILTR, can be use
to bias external op amps used to filter the output signals. For
applications in which the FILTR is required to drive exter
The digital input data source for the DAC c
a number of available sources by programming the appropriate
bits in the datapath control register. Figure 27 shows how the
digital data source and the MCLK source for the DAC are
selected. Each DAC has an independent volume register giving
256 steps of control, with each step giving approximately 0
dB of attenuation. Note that the DACs are muted by def
prevent unwanted pops, clicks, and other noises from appearing
on the outputs while the ADAV803 is being configured. Each
DAC also has a peak-level register that records the peak value of
the digital audio data. Reading the register clears the peak.
0
P
P
M
X
REG 0x76
BITS 7–5
REG 0x65
BITS 3–2
)
D
S
)
DIR
PLAYBACK
AUXILIARY IN
ADC
MCLK
DIVIDER
DAC
MCLK
DAC
DAC
INPUT
Figure 27. Clock and Datapath Control on the DAC
MULTI-BIT
Σ
-
MODULATOR
INTERPOLATOR
DAC
DAC
TO ZERO FLAG PINS
FROM DAC
DATA PATH
MULTIPLEXER
VOLUME/MUTE
CONTROL
PEAK
DETECTOR
ZERO DETECT
TO CONTROL
REGISTERS
ANALOG
OUTPUT
0
Figure 28. DAC Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADAV803ASTZ-REEL | 8-Channel 14-Bit Single-Supply Voltage-Output DAC; Package: LQFP (10x10mm); No of Pins: 52; Temperature Range: Industrial |
| ADC-912A | Microprocessor-Compatible 12-Bit A/D Converter(微處理器兼容12位A/D轉(zhuǎn)換器) |
| ADC0834BCN | Serial I/O 8-Bit A/D Converters with Multiplexer Options |
| ADC0834CCN | Serial I/O 8-Bit A/D Converters with Multiplexer Options |
| ADC0838 | Serial I/O 8-Bit A/D Converters with Multiplexer Options |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADAV803ASTZ-REEL | 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| ADAV804AST | 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk |
| ADAV804ASTZ | 制造商:Analog Devices 功能描述: |
| ADB.1X40 | 制造商:FACOM 功能描述:SCREWDRIVER STUB POZI NO.1 制造商:FACOM 功能描述:SCREWDRIVER, STUB, POZI NO.1 制造商:FACOM 功能描述:SCREWDRIVER, STUB, POZI NO.1; Overall Length:90mm; Blade Length:40mm; SVHC:No SVHC (19-Dec-2012); Range:PZ1; Screwdriver Type:Pozi; Tip / Nozzle Size:PZ1; Tip / Nozzle Style:Pozidriv ;RoHS Compliant: NA |
| ADB0039 | 制造商:AVOCENT 功能描述:Cyclades - Crossover adapter - RJ-45 (M) - RJ-45 (F) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。