參數(shù)資料
型號(hào): ADATE207BBP
廠商: ANALOG DEVICES INC
元件分類: 消費(fèi)家電
英文描述: Quad Pin Timing Formatter
中文描述: SPECIALTY CONSUMER CIRCUIT, PBGA256
封裝: MO-192-BAL-2, LBGA-256
文件頁(yè)數(shù): 9/36頁(yè)
文件大?。?/td> 374K
代理商: ADATE207BBP
ADATE207
Pin No.
G20
Rev. 0 | Page 9 of 36
Mnemonic
DR_EN_CH3_N
Input/Output
1
D, O
Type
Differential
open-drain
Differential
input
Description
Inverted DCL Drive Enable Signal for Channel 3.
L20
LJ_CLK_P
D, I
Noninverted Low Jitter Clock Input. This pin
can be multiplexed onto DR_DATA outputs
for Channel 2 and Channel 3.
Inverted Low Jitter Clock Input. This pin can
be multiplexed onto DR_DATA outputs for
Channel 2 and Channel 3.
Noninverted DCL High Comparator Signal for
Channel 0. Differential signal is Logic 1 when
the DUT output is higher than V
OH
.
Inverted DCL High Comparator Signal for
Channel 0.
K19
LJ_CLK_N
D, I
Differential
Input
M3
COMP_H_CH0_P
D, I
Differential
input
terminated
Differential
input
terminated
Differential
input
terminated
Differential
input
terminated
Differential
input
terminated
Differential
input
terminated
Differential
input
terminated
Differential
input
terminated
Differential
input
terminated
Differential
input
terminated
Differential
input
terminated
Differential
input
terminated
Differential
input
terminated
Differential
Input
terminated
Differential
input
terminated
Differential
input
terminated
Analog
M2
COMP_H_CH0_N
D, I
J4
COMP_H_CH1_P
D, I
Noninverted DCL High Comparator Signal for
Channel 1. Differential signal is Logic 1 when
the DUT output is higher than V
OH
.
Inverted DCL High Comparator Signal for
Channel 1.
J3
COMP_H_CH1_N
D, I
M18
COMP_H_CH2_P
D, I
Noninverted DCL High Comparator Signal for
Channel 2. Differential signal is Logic 1 when
the DUT output is higher than V
OH
.
Inverted DCL High Comparator Signal for
Channel 2.
M19
COMP_H_CH2_N
D, I
J17
COMP_H_CH3_P
D, I
Noninverted DCL High Comparator Signal for
Channel 3. Differential signal is Logic 1 when
the DUT output is higher than V
OH
.
Inverted DCL High Comparator Signal for
Channel 3.
J18
COMP_H_CH3_N
D, I
L3
COMP_L_CH0_P
D, I
Noninverted DCL Low Comparator Signal for
Channel 0. Differential signal is Logic 1 when
the DUT output is higher than V
OL
.
Inverted Low Comparator Signal for Channel 0.
L4
COMP_L_CH0_N
D, I
H1
COMP_L_CH1_P
D, I
Noninverted DCL Low Comparator Signal for
Channel 1. Differential signal is Logic 1 when
the DUT output is higher than V
OL
.
Inverted Low Comparator Signal for Channel 1.
J2
COMP_L_CH1_N
D, I
L18
COMP_L_CH2_P
D, I
Noninverted DCL Low Comparator Signal for
Channel 2. Differential signal is Logic 1 when
the DUT output is higher than V
OL
.
Inverted Low Comparator Signal for Channel 2.
L17
COMP_L_CH2_N
D, I
H20
COMP_L_CH3_P
D, I
Noninverted DCL Low Comparator Signal for
Channel 3. Differential signal is Logic 1 when
the DUT output is higher than V
OL
.
Inverted Low Comparator Signal for Channel 3.
J19
COMP_L_CH3_N
D, I
M1
COMP_L_CH0_T
A, I, O
Center Tap. Center tap of two 50 Ω resistor
terminations for the low comparator
differential inputs of Channel 0.
相關(guān)PDF資料
PDF描述
ADATE207BBPZ Quad Pin Timing Formatter
ADAU1401 SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401YSTZ SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401YSTZ-RL SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1513 Class-D Audio Power Stage
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADATE207BBPZ 功能描述:IC TIMING FORMATTER QUAD 256BGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
ADATE209 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver
ADATE209BBCZ 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube
ADATE209BCPZ 制造商:Analog Devices 功能描述:
ADATE302-02 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU