參數(shù)資料
型號(hào): ADA4941-1YRZ-R7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 14/25頁(yè)
文件大?。?/td> 0K
描述: IC DIFF ADC DRIVER 18BIT 8SOIC
設(shè)計(jì)資源: Converting a Single-Ended Signal with AD7982 Differential PulSAR ADC (CN0032)
Converting a Single-Ended Signal with AD7984 Differential PulSAR ADC (CN0033)
標(biāo)準(zhǔn)包裝: 1,000
類(lèi)型: ADC 驅(qū)動(dòng)器
應(yīng)用: 數(shù)據(jù)采集
安裝類(lèi)型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 8-SO
包裝: 帶卷 (TR)
ADA4941-1
Rev. C | Page 20 of 24
APPLICATIONS
OVERVIEW
The ADA4941-1 is an adjustable-gain, single-ended-to-differential
voltage amplifier, optimized for driving high resolution ADCs.
Single-ended-to-differential gain is controlled by one feedback
network, comprised of two external resistors: RF and RG.
USING THE REF PIN
The REF pin sets the output base line in the inverting path and
is used as a reference for the input signal. In most applications,
the REF pin is set to the input signal midswing level, which in
many cases is also midsupply. For bipolar signals and dual
power supplies, REF is generally set to ground. In single-supply
applications, setting REF to the input signal midswing level
provides optimal output dynamic range performance with
minimum differential offset. Note that the REF input only
affects the inverting signal path or VON.
Most applications require a differential output signal with the
same dc common-mode level on each output. It is possible for
the signal measured across VOP and VON to have a common-
mode voltage that is of the desired level but not common to
both outputs. This type of signal is generally avoided because
it does not allow for optimal use of the amplifier’s output
dynamic range.
Defining VIN as the voltage applied to the input pin, the
equations that govern the two signal paths are given in
Equation 21 and Equation 22.
VOP = VIN
(21)
VON = VIN + 2 (REF)
(22)
When the REF voltage is set to the midswing level of the input
signal, the two output signals fall directly on top of each other
with minimal offset. Setting the REF voltage elsewhere results
in an offset between the two outputs.
The best use of the REF pin can be further illustrated by
considering a single-supply case with a 10 V power supply and
an input signal that varies between 2 V and 7 V. This is a case
where the midswing level of the input signal is not at midsupply
but is at 4.5 V. Setting the REF input at 4.5 V and neglecting
offsets, Equation 21 and Equation 22 are used to calculate the
results. When the input signal is at its midpoint of 4.5 V,
OUT+ is at 4.5 V, as is VON. This can be considered as a base
line state where the differential output voltage is 0. When the
input increases to 7 V, VOP tracks the input to 7 V, and VON
decreases to 2 V. This can be viewed as a positive peak signal
where the differential output voltage equals 5 V. When the input
signal decreases to 2 V, VOP again tracks to 2 V, and VON
increases to 7 V. This can be viewed as a negative peak signal
where the differential output voltage equals 5 V. The resulting
differential output voltage is 10 V p-p.
The previous discussion reveals how the single-ended-to-
differential gain of 2 is achieved.
INTERNAL FEEDBACK NETWORK POWER
DISSIPATION
While traditional op amps do not have on-chip feedback
elements, the ADA4941-1 contains two on-chip, 1 k resistors
that comprise an internal feedback loop. The power dissipated
in these resistors must be included in the overall power dissipation
calculations for the device. Under certain circumstances, the
power dissipated in these resistors could be comparable to the
device’s quiescent dissipation. For example, on ±5 V supplies
with the REF pin tied to ground and OUT at +4 VDC, each
1 k resistor carries 4 mA and dissipates 16 mW for a total of
32 mW. This is comparable to the quiescent power and must
therefore be included in the overall device power dissipation
calculations. For ac signals, rms analysis is required.
DISABLE FEATURE
The ADA4941-1 includes a disable feature that can be asserted
to minimize power consumption in a device that is not needed
at a particular time. When asserted, the disable feature does not
place the device output in a high impedance or tristate condition.
The disable feature is active high. See the Specifications tables
for the high and low level voltage specifications.
相關(guān)PDF資料
PDF描述
ADA4960-1ACPZ-R2 IC ADC DRIVER DIFF 16LFCSP
ADATE205BSVZ IC DCL DUAL 250MHZ ATE 100TQFP
ADATE206BSVZ IC DCL DUAL 500MHZ ATE 100TQFP
ADAU1401AWBSTZ-RL IC AUDIO PROC 28/56BIT 48LQFP
ADAU1401YSTZ-RL IC AUDIO PROC 28/56BIT 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADA4941-1YRZ-RL 功能描述:IC DIFF ADC DRIVER 18BIT 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 線(xiàn)性 - 放大器 - 專(zhuān)用 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類(lèi)型:可變?cè)鲆娣糯笃?應(yīng)用:CATV 安裝類(lèi)型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:20-TQFN-EP(5x5) 包裝:托盤(pán)
ADA4950-1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Power, Selectable Gain Differential ADC Driver, G = 1, 2, 3
ADA4950-1YCP-EBZ 功能描述:BOARD EVAL FOR ADA4950-1YCP RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:-
ADA4950-1YCPZ-R2 制造商:Analog Devices 功能描述:SP Amp DIFF AMP Single ±5.5V/11V 16-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:FIXED GAIN 1,2&3 DIFF ADC DRIVER - Tape and Reel 制造商:Analog Devices 功能描述:SP Amp DIFF AMP Single }5.5V/11V 16-Pin LFCSP EP
ADA4950-1YCPZ-R7 功能描述:IC AMP DIFF LP 114MA 16LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產(chǎn)品培訓(xùn)模塊:Differential Circuit Design Techniques for Communication Applications 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類(lèi)型:RF/IF 差分 電路數(shù):1 輸出類(lèi)型:差分 轉(zhuǎn)換速率:9800 V/µs 增益帶寬積:- -3db帶寬:2.9GHz 電流 - 輸入偏壓:3µA 電壓 - 輸入偏移:- 電流 - 電源:40mA 電流 - 輸出 / 通道:- 電壓 - 電源,單路/雙路(±):3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VQFN 裸露焊盤(pán),CSP 供應(yīng)商設(shè)備封裝:16-LFCSP-VQ 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:551 (CN2011-ZH PDF) 其它名稱(chēng):ADL5561ACPZ-R7CT