- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373973 > AD9995 (Analog Devices, Inc.) 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator PDF資料下載
參數(shù)資料
| 型號： | AD9995 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| 中文描述： | 12位CCD信號處理器與精密計時⑩發(fā)生器 |
| 文件頁數(shù)： | 50/60頁 |
| 文件大?。?/td> | 1593K |
| 代理商： | AD9995 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9995
–50–
Table XXXVIII. V-Sequence 1 (VSEQ1) Register Map
Data Bit Default
Address Content
88
Value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register Name
HBLKMASK_1
CLPOBPOL_1
PBLKPOL_1
VPATSEL_1
VMASK_1
HBLKALT_1
UNUSED
VPATREPO_1
VPATREPE_1
VPATSTART_1
HDLEN_1
PBLKTOG1_1
PBLKTOG2_1
HBLKTOG1_1
HBLKTOG2_1
HBLKTOG3_1
HBLKTOG4_1
HBLKTOG5_1
HBLKTOG6_1
CLPOBTOG1_1
CLPOBTOG2_1
Description
Masking Polarity during HBLK. H1 [0]. H3 [1].
CLPOB Start Polarity
PBLK Start Polarity
Selected V-Pattern Group for V-Sequence 1
Enable Masking of V-Outputs (Specified by FREEZE/RESUME Registers)
Enable HBLK Alternation
Unused
Number of Selected V-Pattern Group Repetitions for Odd Lines
Number of Selected V-Pattern Group Repetitions for Even Lines
Start Position in the Line for the Selected V-Pattern Group
HD Line Length (Number of Pixels) for V-Sequence 1
PBLK Toggle Position 1 for V-Sequence 1
PBLK Toggle Position 2 for V-Sequence 1
HBLK Toggle Position 1 for V-Sequence 1
HBLK Toggle Position 2 for V-Sequence 1
HBLK Toggle Position 3 for V-Sequence 1
HBLK Toggle Position 4 for V-Sequence 1
HBLK Toggle Position 5 for V-Sequence 1
HBLK Toggle Position 6 for V-Sequence 1
CLPOB Toggle Position 1 for V-Sequence 1
CLPOB Toggle Position 2 for V-Sequence 1
[1:0]
[2]
[3]
[7:4]
[9:8]
[11:10]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
89
8A
8B
8C
8D
8E
8F
Table XXXIX. V-Sequence 2 (VSEQ2) Register Map
Data Bit Default
Address Content
90
Value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register Name
HBLKMASK_2
CLPOBPOL_2
PBLKPOL_2
VPATSEL_2
VMASK_2
HBLKALT_2
UNUSED
VPATREPO_2
VPATREPE_2
VPATSTART_2
HDLEN_2
PBLKTOG1_2
PBLKTOG2_2
HBLKTOG1_2
HBLKTOG2_2
HBLKTOG3_2
HBLKTOG4_2
HBLKTOG5_2
HBLKTOG6_2
CLPOBTOG1_2
CLPOBTOG2_2
Description
Masking Polarity during HBLK. H1 [0]. H3 [1].
CLPOB Start Polarity
PBLK Start Polarity
Selected V-Pattern Group for V-Sequence 2
Enable Masking of V-Outputs (Specified by FREEZE/RESUME Registers)
Enable HBLK Alternation
Unused
Number of Selected V-Pattern Group Repetitions for Odd Lines
Number of Selected V-Pattern Group Repetitions for Even Lines
Start Position in the Line for the Selected V-Pattern Group
HD Line Length (Number of Pixels) for V-Sequence 2
PBLK Toggle Position 1 for V-Sequence 2
PBLK Toggle Position 2 for V-Sequence 2
HBLK Toggle Position 1 for V-Sequence 2
HBLK Toggle Position 2 for V-Sequence 2
HBLK Toggle Position 3 for V-Sequence 2
HBLK Toggle Position 4 for V-Sequence 2
HBLK Toggle Position 5 for V-Sequence 2
HBLK Toggle Position 6 for V-Sequence 2
CLPOB Toggle Position 1 for V-Sequence 2
CLPOB Toggle Position 2 for V-Sequence 2
[1:0]
[2]
[3]
[7:4]
[9:8]
[11:10]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
91
92
93
94
95
96
97
REV. 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADA4000-2ARMZ-RL | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1 | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1_07 | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1ARZ | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1ARZ-R7 | Low Cost, Precision JFET Input Operational Amplifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9995KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:12 BIT 36 MSPS ANALOG FRONT END CONVERTE - Bulk |
| AD9995KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 56-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9995KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。