- 您現(xiàn)在的位置：買賣IC網 > PDF目錄2063 > AD9984AKCPZ-170 (Analog Devices Inc)IC DISPLAY 10BIT 170MSPS 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9984AKCPZ-170 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/44頁 |
| 文件大小： | 0K |
| 描述： | IC DISPLAY 10BIT 170MSPS 64LFCSP |
| 標準包裝： | 1 |
| 類型： | 接口 |
| 應用： | 顯示器，處理，電視 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9984A
Rev. 0 | Page 22 of 44
2-WIRE SERIAL CONTROL PORT
A 2-wire serial control interface is provided with the AD9984A.
Up to two AD9984A devices can be connected to the 2-wire
serial interface with each device having a unique address.
The 2-wire serial interface comprises a clock (SCL) and a bi-
directional data (SDA) pin. The analog flat panel interface acts
as a slave for receiving and transmitting data over the serial
interface. When the serial interface is not active, the logic levels
on SCL and SDA are pulled high by external pull-up resistors.
Data received or transmitted on the SDA line must be stable for
the duration of the positive-going SCL pulse. Data on SDA must
change only when SCL is low. If SDA changes state while SCL is
high, the serial interface interprets that action as a start or stop
sequence.
The following are the five components to serial bus operation:
Start signal
Slave address byte
Base register address byte
Data byte to read or write
Stop signal
When the serial interface is inactive (SCL and SDA are high),
communication is initiated by sending a start signal. The start
signal is a high-to-low transition on SDA while SCL is high.
This signal alerts all slaved devices that a data transfer sequence
is coming.
The first 8 bits of data transferred after a start signal comprise a
7-bit slave address (the first seven bits) and a single R/W bit
(the eighth bit). The R/W bit indicates the direction of data
transfer, read from 1 or write to 0 on the slave device. If the
transmitted slave address matches the address of the device, the
AD9984A acknowledges the match by bringing SDA low on the
ninth SCL pulse. If the addresses do not match, the AD9984A
does not acknowledge it.
Table 13. Serial Port Addresses
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
A6 (MSB)
A5
A4
A3
A2
A1
A0
1
0
1
0
1
0
1
0
1
DATA TRANSFER VIA SERIAL INTERFACE
For each byte of data read or written, the MSB is the first bit in
the sequence.
If the AD9984A does not acknowledge the master device during
a write sequence, the SDA remains high so the master can generate
a stop signal. If the master device does not acknowledge the
AD9984A during a read sequence, the AD9984A interprets this
as end of data. The SDA remains high so the master can generate
a stop signal.
Writing data to specific control registers of the AD9984A
requires writing to the 8-bit address of the control register of
interest after the slave address has been established. This control
register address is the base address for subsequent write operations.
After the initial data byte is written, the base address auto-
increments by one for each additional data byte. If more bytes
are transferred than available addresses, the address does not
increment and remains at its maximum value of 0x44. Any base
address higher than 0x44 does not produce an acknowledge
signal. Data is read from the control registers of the AD9984A in
a similar manner. Reading requires two data transfer operations.
The base address must be written with the R/W bit of the
slave address byte low to set up a sequential read operation.
Reading (the R/W bit of the slave address byte high) begins
at the previously established base address. The address of the
read register auto-increments after each byte is transferred.
To terminate a read/write sequence to the AD9984A, a stop
signal must be sent. A stop signal comprises a low-to-high
transition of SDA while SCL is high.
A repeated start signal occurs when the master device driving
the serial interface generates a start signal without first generating
a stop signal to terminate the current communication. This is used
to change the mode of communication (read, write) between
the slave and master without releasing the serial interface lines.
SDA
SCL
tBUFF
tSTAH
tDHO
tDSU
tDAL
tDAH
tSTASU
tSTOSU
06
47
6-
0
17
Figure 18. Serial Port Read/Write Timing
相關PDF資料 |
PDF描述 |
|---|---|
| ADA4320-1ACPZ-RL | IC LINE DVR CATV 5V 24LFCSP |
| ADA4410-6ACPZ-R2 | IC VIDEO FILTER SELECT 32-LFCSP |
| ADA4411-3ARQZ | IC HD/FILTER/BUFFER/MUX 24QSOP |
| ADA4412-3ARQZ-R7 | IC FILTER VID RGB/HD/SD 20QSOP |
| ADA4417-3ARMZ | IC VIDEO FILTER TRPL HD 10-MSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9984AKSTZ-140 | 功能描述:IC DISPLAY 10BIT 140MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| AD9984AKSTZ-170 | 功能描述:IC DISPLAY 10BIT 170MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| AD9984APCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 10-Bit Display Interface |
| AD9984KSTZ-110 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9984KSTZ-140 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。