- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16426 > AD9980/PCBZ (Analog Devices Inc)KIT EVALUATION AD9980 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9980/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT EVALUATION AD9980 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 視頻，視頻處理 |
| 已用 IC / 零件： | AD9980 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD9980KSTZ-95-ND - IC INTERFACE 8BIT ANALOG 80LQFP AD9980KSTZ-80-ND - IC INTERFACE 8BIT ANALOG 80LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9980
Preliminary Technical Data
Rev. 0 | Page 32 of 44
0x18
4
Clamp Source
This bit determines the source of clamp timing. A 0
enables the clamp timing circuitry controlled by
clamp placement and clamp duration. The clamp posi-
tion and duration is counted from the leading edge of
Hsync. A 1 enables the external clamp input pin. The
three channels are clamped when the clamp signal is
active. The polarity of clamp is determined by the
clamp polarity bit. The power-up default setting
is 0.
Table 31. Clamp Source Selection Settings
Clamp Source
Result
0
Internally generated clamp
1
Externally provided clamp signal
0x18
3
Red Clamp Select
This bit determines whether the red channel is
clamped to ground or to midscale. The power-up
default setting is 0.
Table 32. Red Clamp Select Settings
Clamp
Result
0
Clamp to ground
1
Clamp to midscale
0x18
2
Green Clamp Select
This bit determines whether the green channel is
clamped to ground or to midscale. The power-up
default setting is 0.
Table 33. Green Clamp Select Settings
Clamp
Result
0
Clamp to ground
1
Clamp to midscale
0x18
1
Blue Clamp Select
This bit determines whether the blue channel is
clamped to ground or to midscale. The power-up
default setting is 0.
Table 34. Blue Clamp Select Settings
Clamp
Result
0
Clamp to ground
1
Clamp to midscale
0x19
7:0
Clamp Placement
An 8-bit register that sets the position of the internally
generated clamp.
When EXTCLMP = 0 (Register 0x18, Bit 4), a clamp
signal is generated internally at a position established
by the clamp placement register (0x19) and for a
duration set by the clamp duration register (0x1A).
Clamping starts a clamp placement (Register 0x19)
count of pixel periods after the trailing edge of Hsync.
The clamp placement may be programmed to
any value between 1 and 255. A value of 0 is
not supported.
The clamp should be placed during a time that the
input signal presents a stable black-level reference,
usually the back porch period between Hsync and the
image. When EXTCLMP = 1, this register is ignored.
Power-up default setting is 8.
0x1A
7:0
Clamp Duration
An 8-bit register that sets the duration of the
internally generated clamp.
When EXTCLMP = 0 (Register 0x18, Bit 4), a clamp
signal is generated internally at a position established
by the clamp placement register and for a duration set
by the clamp duration register. Clamping begins a
clamp placement (Register 0x19) count of pixel peri-
ods after the trailing edge of Hsync. The clamp dura-
tion may be programmed to any value between 1 and
255. A value of 0 is not supported.
For the best results, the clamp duration should be set
to include the majority of the black reference signal
time that follows the Hsync signal trailing edge.
Insufficient clamping time can produce brightness
changes at the top of the screen, and a slow recovery
from large changes in the average picture level (APL),
or brightness. When EXTCLMP = 1, this register is
ignored. Power-up default setting is 20 DDR.
0x1B
7
Clamp Polarity Override
This bit is used to override the internal circuitry that
determines the polarity of the clamp signal. The
power-up default setting is 0.
Table 35. Clamp Polarity Override Settings
Override Bit
Result
0
Clamp polarity determined by chip
1
Clamp polarity determined by user
Register 0x1B, Bit 6
0x1B
6
Input Clamp Polarity
This bit indicates the polarity of the clamp signal only
if Bit 7 of Register 0x1B = 1. The power-up default
setting is 1.
Table 36. Clamp Polarity Override Settings
CLMPOL
Result
0
Active low
1
Active high
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 073170-000 | SHIELD TERMINATOR |
| VI-J4B-EX | CONVERTER MOD DC/DC 95V 75W |
| AD9880/PCBZ | KIT EVALUATION AD9880 |
| S01-02-R | SOLDER SLEEVE IMMERS RESIS .650" |
| ILSB1206ER180K | INDUCTOR 18UH 10% 1206 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9981 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 10-Bit Display Interface |
| AD9981/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 10-Bit Display Interface |
| AD9981/PCBZ | 制造商:Analog Devices 功能描述:Evaluation Board For The High Performance 10-Bit Display Interface 制造商:Analog Devices 功能描述:EVAL BD FOR THE HI-PERF 10-BIT DISPLAY INTRFC - Bulk |
| AD9981KST-80 | 制造商:Analog Devices 功能描述:HIGH PERFORMANCE 10-BIT DISPLAY INTERFACE - Bulk |
| AD9981KSTZ-80 | 功能描述:IC INTERFACE 10BIT ANALOG 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。