參數(shù)資料
型號(hào): AD9974BBCZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 10/52頁(yè)
文件大?。?/td> 0K
描述: IC CCDSP DUAL 14BIT 100-CSPBGA
標(biāo)準(zhǔn)包裝: 1
類型: CCD 信號(hào)處理器,14 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
電流 - 電源: 55mA
安裝類型: 表面貼裝
封裝/外殼: 100-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 100-CSBGA(9x9)
包裝: 托盤
AD9974
Rev. A | Page 18 of 52
HORIZONTAL CLAMPING AND BLANKING
The horizontal clamping and blanking pulses of the AD9974 are
fully programmable to suit a variety of applications. Individual
control is provided for CLPOB, PBLK, and HBLK during the
different regions of each field. This allows the dark pixel clamping
and blanking patterns to be changed at each stage of the readout
to accommodate different image transfer timing and high speed
line shifts.
Individual CLPOB and PBLK Patterns
The AFE horizontal timing consists of CLPOB and PBLK, as
shown in Figure 23. These two signals are programmed inde-
pendently using the registers in Table 11. The start polarity for
the CLPOB or PBLK signal is CLPOB_POL (PBLK_POL), and the
first and second toggle positions of the pulse are CLPOB_TOG1
(PBLK_TOG1) and CLPOB_TOG2 (PBLK_TOG2). Both signals
are active low and need to be programmed accordingly.
Two separate patterns for CLPOB and PBLK can be programmed
for each H-pattern, CLPOB0, CLPOB1, PBLK0, and PBLK1.
The CLPOB_PAT and PBLK_PAT field registers select which
of the two patterns is used in each field.
Figure 34 shows how the sequence change positions divide the
readout field into different regions. By assigning a different
H-pattern to each region, the CLPOB and PBLK signals can
change with each change in the vertical timing.
CLPOB and PBLK Masking Area
Additionally, the AD9974 allows the CLPOB and PBLK signals
to be disabled during certain lines in the field without changing
any of the existing pattern settings. There are three sets of start
and end registers for both CLPOB and PBLK that allow the
creation of up to three masking areas for each signal.
For example, to use the CLPOB masking, program the
CLPOBMASKSTART and CLPOBMASKEND registers to
specify the starting and ending lines in the field where the CLPOB
patterns are to be ignored. Figure 24 illustrates this feature.
The masking registers are not specific to a certain H-pattern;
they are always active for any existing field of timing. To disable
the CLPOB and PBLK masking feature, set these registers to the
maximum value of 0x1FFF.
Note that to disable CLPOB and PBLK masking during
power-up, it is recommended that CLPOBMASKSTART
(PBLKMASKSTART) be set to 8191 and CLPOBMASKEND
(PBLKMASKEND) be set to 0. This prevents any accidental
masking caused by different register update events.
3
2
1
HD
CLPOB
PBLK
PROGRAMMABLE SETTINGS:
1START POLARITY (CLAMP AND BLANK REGION ARE ACTIVE LOW).
2FIRST TOGGLE POSITION.
3SECOND TOGGLE POSITION.
ACTIVE
05
95
5-
0
23
Figure 23. Clamp and Preblank Pulse Placement
NO CLPOB SIGNAL
FOR LINE 600
VD
HD
NO CLPOB SIGNAL
FOR LINES 6 TO 8
CLPOBMASKSTART1 = 6
CLPOBMASKEND1 = 8
0
1
2
597
598
CLPOBMASKSTART2 = CLPOBMASKEND2 = 600
CLPOB
05
95
7-
0
2
4
Figure 24. CLPOB Masking Example
相關(guān)PDF資料
PDF描述
AD9895KBCZ IC CCD SIGNAL PROC/GEN 64-CSPBGA
AD9849AKSTZ IC CCD SIGNAL PROC 12BIT 48LQFP
AD9847AKSTZ IC CCD SIGNAL PROC 10BIT 48-LQFP
AD9944KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
3-221185-1 PLUG,75 OHM,COML BNC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9974BBCZRL 功能描述:IC CCDSP DUAL 14BIT 100-CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9975 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABST 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABSTEB 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABSTRL 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End