參數(shù)資料
型號: AD9957BSVZ
廠商: Analog Devices Inc
文件頁數(shù): 40/64頁
文件大?。?/td> 0K
描述: IC DDS 1GSPS 14BIT IQ 100TQFP
產(chǎn)品培訓模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標準包裝: 1
分辨率(位): 14 b
主 fclk: 1GHz
調(diào)節(jié)字寬(位): 32 b
電源電壓: 1.8V, 3.3V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP 裸露焊盤
供應商設(shè)備封裝: 100-TQFP-EP(14x14)
包裝: 托盤
產(chǎn)品目錄頁面: 552 (CN2011-ZH PDF)
配用: AD9957/PCBZ-ND - BOARD EVAL AD9957 QUADRATURE MOD
Data Sheet
AD9957
Rev. C | Page 45 of 64
I/Q PATH LATENCY
The I/Q latency through the AD9957 is easiest to describe in
terms of system clock (SYSCLK) cycles and is a function of the
AD9957 configuration (that is, which mode and which optional
features are engaged). The I/Q latency is primarily affected by
the programmable CCI rate.
The values in Table 12 should be considered estimates because
observed latency may be data dependent. The latency was
calculated using the linear delay model for FIR filters. N = CCI
rate (programmable interpolation rate, 2 to 63, 1 if bypassed).
In BFI mode, the latency through the AD9957 may not be con-
stant for multiple transmissions. This is due to the relationship
between the phase of the clock that drives the first half-band
filter and the frame sync signal coming from the Blackfin,
which is unknown and denoted as x in Table 12. The design
successfully transfers data from the data assembler logic to the
signal process path by updating a parallel register at the proper
time. The data is transferred from the parallel register to the
signal processing chain and all timing has been verified regard-
less of the phase relationship between the updating of the parallel
register and the signal processing clock.
Example
Quadrature modulation mode = 18-bit parallel data
Reference clock multiplier = bypassed
Input scale multiplier = off
Inverse CCI = off
CCI rate = 20
Inverse SINC = on
Output scale = off
Latency = (16 × 20) + (4 × 20) + (4 × 20) + (69 × 20) +
(4 × 20 + 8) + 22 + 8 + 2 + 8 = 1988 SYSCLKs
Table 12.
Stage
Quadrature Modulation Mode—Parallel
Quadrature Modulation Mode—BFI
Interpolation DAC Mode
Input Demuxplexer
16N
(16 + x)N
28N
where x = 0 to 15
Input Scale Multiplier
Active: 8N
Not available in BFI mode
Active: 8N
Bypassed: 4N
Inverse CCI Filter
Active: 8N
Bypassed: 4N
Half-Band Filters
69N
345N
69N
CCI Filter
Active: 4N + 8
Bypass: 2N + 4
Modulator
22
0
Inverse Sinc Filter
Active: 8
Bypass: 2
Output Scale Multiplier
Active: 12
Bypass: 2
DAC Interface
8
相關(guān)PDF資料
PDF描述
AD9956YCPZ IC SYNTHESIZER 1.8V 48LFCSP
S9S08DZ60F1MLH MCU 60K FLASH MASK AUTO 64-LQFP
AD9952YSVZ IC DDS 14BIT DAC 1.8V 48-TQFP
MC9S08DZ96MLF MCU 8BIT 96K FLASH 48-LQFP
AD5933YRSZ IC NTWK ANALYZER 12B 1MSP 16SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9957BSVZ-REEL 功能描述:IC DDS 1GSPS 14BIT IQ 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調(diào)節(jié)字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9957BSVZREEL13 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Quadrature Digital Upconverter w/18-Bit IQ Data Path and 14-Bit DAC
AD9958 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel 500 MSPS DDS with 10-Bit DACs
AD9958 PCB 制造商:Analog Devices 功能描述:EVAL BOARD ((NS))
AD9958/PCB 制造商:Analog Devices 功能描述:Evaluation Board For 2-Channel 500 MSPS DDS With 10-Bit DACs 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 10-BIT DAC DDS