參數(shù)資料
型號(hào)： AD9956YCPZ-REEL7
廠商： Analog Devices Inc
文件頁數(shù)： 9/32頁
文件大小： 0K
描述： IC SYNTHESIZER 1.8V 48LFCSP
產(chǎn)品培訓(xùn)模塊： Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標(biāo)準(zhǔn)包裝： 750
分辨率（位）： 14 b
主 fclk： 3GHz
調(diào)節(jié)字寬（位）： 48 b
電源電壓： 1.71 V ~ 1.96 V
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 帶卷 (TR)
配用： AD9956-VCO/PCBZ-ND - BOARD EVAL 14BIT 1.8V 48LFCSP
AD9956/PCBZ-ND - BOARD EVAL FOR AD9956
AD9956
Rev. A | Page 17 of 32
DAC
CHARGE
PUMP
REF
OSC
DDS
÷N
÷M
÷R
LPF
VCO
CML
DRIVER
PHASE FREQUENCY
DETECTOR
EXTERNAL
REFERENCE
622MHz
CLOCK1
CLOCK2
AD9956
04806-0-013
Figure 25. Optical Networking Clock
CHARGE
PUMP
PLLREF
PLLOSC
÷N
VCO
DAC
DDS
PHASE
FREQUENCY
DETECTOR
≤650MHz
04806-0-014
LPF
Figure 26. Direct Upconversion
APPLICATION CIRCUIT EXPLANATIONS
Dual-Clock Configuration
In this loop, M = 1, N = 16, and R = 4. The DDS tuning word is
also equal to so that the frequency of CLOCK 1’ equals the
frequency of CLOCK 1. Phase adjustments in the DDS provide
a 14-bit programmable rising edge skew capability of CLOCK 1’
with respect to CLOCK 1 (see Figure 22).
Fractional-Divider Loop
This loop offers the precise frequency division (48-bit) of the
DDS in the feedback path as well as the frequency sweeping
capability of the DDS. Programming the DDS to sweep from
24 MHz to 25 MHz sweeps the output of the VCO from
2.7 GHz to 2.6 GHz. The reference in this case is a simple
crystal (see Figure 23).
LO and Baseband Modulation Generation
Using the AD9956’s PLL section to generate an LO and the
DDS portion to generate a modulated baseband, this circuit
uses an external mixer to perform some simple modulation at
RF frequencies (see Figure 24).
Optical Networking Clock
This is the AD9956 configured as an optical networking clock.
The loop can be used to generate a 622 MHz clock for OC12.
The DDS can be programmed to output 8 kHz to serve as a base
reference for other circuits in the subsystem (see Figure 25).
Direct Upconversion
The AD9956 is configured to use the DDS as a precision refer-
ence to the PLL loop. Since the VCO is < 655 MHz, it can be fed
straight into the phase frequency detector feedback input (with
the divider enabled), as seen in Figure 26.
相關(guān)PDF資料
PDF描述
AD9957BSVZ-REEL IC DDS 1GSPS 14BIT IQ 100TQFP
AD9958BCPZ-REEL7 IC DDS DUAL 10BIT DAC 56LFCSP
AD9959BCPZ-REEL7 IC DDS QUAD 10BIT DAC 56LFCSP
AD9970BCPZRL7 IC PROCESSOR CCD SIGNAL 32-LFCSP
AD9972BBCZRL IC CCD SGNL PROC 14BIT 100CSPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9957 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
AD9957/PCBZ 功能描述:BOARD EVAL AD9957 QUADRATURE MOD RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
AD9957_07 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
AD9957BCPZ 制造商:Analog Devices 功能描述:GSPS QUADRATURE DIGITAL UPCONVERTER W/18-BIT IQ DATA PATH - Trays
AD9957BSVZ 功能描述:IC DDS 1GSPS 14BIT IQ 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*