- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373971 > AD9953 (Analog Devices, Inc.) 400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer PDF資料下載
參數(shù)資料
| 型號： | AD9953 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | 400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer |
| 中文描述： | 400 MSPS的14位，1.8V CMOS的直接數(shù)字頻率合成器 |
| 文件頁數(shù)： | 16/42頁 |
| 文件大?。?/td> | 473K |
| 代理商： | AD9953 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
PRELIMINARY TECHNICAL DATA
Control Register Bit Descriptions
Control Function Register #1 (CFR1)
The CFR1 is used to control the various functions, features, and modes of the AD9954. The
functionality of each bit is detailed below.
CFR1<31>:
RAM Enable bit.
When CFR1<31> = 0
(default).
When CFR1<31> is inactive, the RAM is disabled
for operation. Either Single tone mode of operation or linear sweep mode of
operations is enabled.
When CFR1<31> = 1, if CFR1<31> is active, the RAM is enabled for operation.
Access control for normal operation is controlled via the mode control bits of the
RSCW for the current profile.
CFR1<30>:
RAM Destination bit.
CFR1<30> = 0
(default)
If CFR1<31> is active, a logic 0 on the RAM Destination
bit (CFR1<30>=0) configures the AD9954 such that RAM output drives the phase
accumulator (i.e. is the frequency tuning word). If CFR1<31> is inactive, CFR1<30>
is a don’t care.
CFR1<30> = 1 If CFR1<31> is active, a logic 1 on the RAM Destination bit
(CFR1<30>=1) configures the AD9954 such that RAM output drives the phase-
offset adder (i.e. sets the phase offset of the DDS core).
CFR1<29:27>:
Internal Profile Control bits. These bits cause the Profile Bits to be ignored
and put the AD9954 into an automatic “profile loop sequence” that allows the user to
implement a frequency/phase composite sweep that runs without external inputs. See the
Internal Profile Control
CFR1<26>:
Amplitude ramp rate load control bit.
When CFR1<26> = 0
(default)
, the amplitude ramp rate timer is loaded only upon
timeout (timer ==1) and is NOT loaded due to an I/O UPDATE input signal.
When CFR1<26> = 1, the amplitude ramp rate timer is loaded upon timeout (timer
==1) or at the time of an I/O UPDATE input signal.
AD9953
REV. PrB 1/30/03
Page 16
Analog Devices, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9953ASV | 400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer |
| AD9953PCB | 400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer |
| AD9954 | 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9954YSV | 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9954YSV-REEL7 | 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9953/PCB | 制造商:Analog Devices 功能描述:400 MSPS, 14BIT DGTL SYNTHESIZER - Bulk |
| AD9953ASV | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer |
| AD9953PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer |
| AD9953YSV | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 400MHz 1-DAC 14-Bit Serial 48-Pin TQFP EP 制造商:Rochester Electronics LLC 功能描述:AD9953 400 MSPS DDS W/ 14 BIT DAC - Bulk 制造商:Analog Devices 功能描述:IC DDS 400MSPS SMD 9953 TQFP48 |
| AD9953YSV-REEL7 | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 400MHz 1-DAC 14-Bit Serial 48-Pin TQFP EP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。