參數(shù)資料
型號(hào): AD9952YSVZ-REEL7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 27/28頁(yè)
文件大小: 0K
描述: IC DDS DAC 14BIT 1.8V 48TQFP
產(chǎn)品培訓(xùn)模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標(biāo)準(zhǔn)包裝: 500
分辨率(位): 14 b
主 fclk: 400MHz
調(diào)節(jié)字寬(位): 32 b
電源電壓: 1.71 V ~ 1.96 V
工作溫度: -40°C ~ 105°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-TQFP 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 48-TQFP 裸露焊盤(pán)(7x7)
包裝: 帶卷 (TR)
AD9952
Rev. B | Page 8 of 28
Pin No.
Mnemonic
I/O
Description
23
DACBP
I
DAC Biasline Decoupling Pin. A 0.1 μF capacitor to AGND is recommended.
24
DAC_R
SET
I
A resistor (3.92 k nominal) connected from AGND to DAC_R
SET establishes the reference current
for the DAC.
28
COMP_OUT
O
Comparator Output.
30
COMP_IN
I
Comparator Input.
31
COMP_IN
I
Comparator Complementary Input.
35
PWRDWNCTL
I
Input Pin Used as an External Power-Down Control. See Table 7 for additional information.
36
RESET
I
Active High Hardware Reset Pin. Assertion of the RESET pin forces the AD9952 to the initial state,
as described in the I/O port register map (see Table 5).
37
IOSYNC
I
Asynchronous Active High Reset of the Serial Port Controller. When high, the current I/O
operation is immediately terminated, enabling a new I/O operation to commence once IOSYNC is
returned low. If unused, ground this pin; do not allow this pin to float.
38
SDO
O
When operating the I/O port as a 3-wire serial port, this pin serves as the serial data output. When
operated as a 2-wire serial port, this pin is unused and can be left unconnected.
39
CS
I
This pin functions as an active low chip select that allows multiple devices to share the I/O bus.
40
SCLK
I
This pin functions as the serial data clock for I/O operations.
41
SDIO
I/O
When operating the I/O port as a 3-wire serial port, this pin serves as the serial data input only.
When operated as a 2-wire serial port, this pin is the bidirectional serial data pin.
43
DVDD_I/O
I
Digital Power Supply. For I/O cells only, 3.3 V.
44
SYNC_IN
I
Input signal used to synchronize multiple AD9952s. This input is connected to the SYNC_CLK
output of a master AD9952.
45
SYNC_CLK
O
Clock output pin that serves as a synchronizer for external hardware.
46
OSK
I
Input pin used to control the direction of the shaped on-off keying function when programmed
for operation. OSK is synchronous to the SYNC_CLK pin. When OSK is not programmed, this pin
should be tied to DGND.
Paddle
Exposed Paddle
I
The exposed paddle on the bottom of the package is a ground connection for the DAC and must
be attached to AGND in any board layout. Note that Pin 43, DVDD_I/O, can be powered to 1.8 V or
3.3 V; however, the DVDD pins (Pin 2 and Pin 34) can only be powered to 1.8 V.
相關(guān)PDF資料
PDF描述
AD9953YSVZ-REEL7 IC DDS DAC 14BIT 1.8V 48TQFP
AD9954YSVZ-REEL7 IC DDS DAC 14BIT 1.8V 48TQFP
AD9956YCPZ-REEL7 IC SYNTHESIZER 1.8V 48LFCSP
AD9957BSVZ-REEL IC DDS 1GSPS 14BIT IQ 100TQFP
AD9958BCPZ-REEL7 IC DDS DUAL 10BIT DAC 56LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9953 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer
AD9953/PCB 制造商:Analog Devices 功能描述:400 MSPS, 14BIT DGTL SYNTHESIZER - Bulk
AD9953ASV 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer
AD9953PCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer
AD9953YSV 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 400MHz 1-DAC 14-Bit Serial 48-Pin TQFP EP 制造商:Rochester Electronics LLC 功能描述:AD9953 400 MSPS DDS W/ 14 BIT DAC - Bulk 制造商:Analog Devices 功能描述:IC DDS 400MSPS SMD 9953 TQFP48