- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11670 > AD9895KBCZ (Analog Devices Inc)IC CCD SIGNAL PROC/GEN 64-CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9895KBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/58頁 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROC/GEN 64-CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | CCD 信號處理器，12 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 64-CSPBGA（9x9） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
REV. A
AD9891/AD9895
–25–
V1
V2
V1 USES SEQUENCE 0
V3
V4
HD
V2 USES SEQUENCE 0
V3 USES SEQUENCE 1
V4 USES SEQUENCE 1
V5
V6
V5 USES SEQUENCE 0
V7
V8
V6 USES SEQUENCE 0
V7 USES SEQUENCE 1
V8 USES SEQUENCE 1
ACTIVE
IMAGE
AREA
STORAGE
AREA
Figure 28. Example of Frame Transfer CCD Mode using V1–V8
The frame transfer CCD also requires additional timing control
when decimating the image for Preview Mode. The
AD9891/AD9895 contain registers to independently stop the
operation of the V5–V8 outputs while the V1–V4 outputs con-
tinue to run or to stop the V1–V4 outputs, while the V5–V8
outputs remain operational. The FREEZE and RESUME Regis-
ters specify the pixel locations within each line of a region where
the V1–V4 or V5–V8 clock outputs will start to hold their state,
and where they will resume normal operation. FREEZE and
RESUME can be used in any region during the frame readout.
Vertical Sensor Gate (Shift Gate) Timing
With an interline CCD, the vertical sensor gates (VSG) are used to
transfer the pixel charges from the light-sensitive image area into the
light-shielded vertical registers. When a mechanical shutter is not being
used, this transfer will effectively end the exposure period during the
image acquisition. From the light-shield vertical registers, the image
is then read out line-by-line by using the vertical transfer pulses
V1–V4 in conjunction with the high speed horizontal clocks.
VD
HD
PROGRAMMABLE SETTINGS FOR EACH SEQUENCE:
1: START POLARITY OF PULSE
3: 2ND TOGGLE POSITION
2: 1ST TOGGLE POSITION
4: ACTIVE LINE FOR VSG PULSE WITHIN THE FIELD
VSG1–VSG8
4
12
3
Figure 29. Vertical Sensor Gate Pulse Placement
Table XIII. Sensor Gate Register Parameters
Register
Length
Range
Description
SGPOL
1b
High/Low
Sensor Gate Starting Polarity for Sequence 0–3
SGTOG1
12b
0–4095 Pixel Location
First Toggle Position for Sequence 0–11
SGTOG2
12b
0–4095 Pixel Location
Second Toggle Position for Sequence 0–11
SGACTLINE
12b
0–4095 Pixel Location
Line in Field where VSG1–VSG8 Are Active
SGSEL
2b
Sequence 0–3
Selects Sequence 0–3 for VSG1–VSG8
SGMASK
8b
8 Individual Bits
Masking for any of VSG1–VSG8 Signals (0 = On, 1 = Mask)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9849AKSTZ | IC CCD SIGNAL PROC 12BIT 48LQFP |
| AD9847AKSTZ | IC CCD SIGNAL PROC 10BIT 48-LQFP |
| AD9944KCPZ | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| 3-221185-1 | PLUG,75 OHM,COML BNC |
| AD9943KCPZ | IC CCD SIGNAL PROCESSOR 32-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9895KBCZRL | 功能描述:IC CCD SIGNAL PROC/GEN 64-CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9898 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9898KCP-20 | 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS ANALOG FRONT END CONVERTE - Bulk 制造商:Analog Devices 功能描述: |
| AD9898KCPRL-20 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9899ARS-2 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。