參數(shù)資料
型號(hào)： AD9880KSTZ-100
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 39/64頁(yè)
文件大?。?/td> 0K
描述： IC INTERFACE/HDMI 100MHZ 100LQFP
標(biāo)準(zhǔn)包裝： 1
應(yīng)用： 視頻
接口： 模擬，HDMI
電源電壓： 3.15 V ~ 3.47 V
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-LQFP（14x14）
包裝： 管件
安裝類型： 表面貼裝
配用： AD9880/PCBZ-ND - KIT EVALUATION AD9880
AD9880
Rev. 0 | Page 44 of 64
0x23
7-0
Hsync Duration
An 8 bit register that sets the duration of the Hsync
output pulse. The leading edge of the Hsync output is
triggered by the internally generated, phase-adjusted
PLL feedback clock. The AD9880 then counts a
number of pixel clocks equal to the value in this
register. This triggers the trailing edge of the Hsync
output, which is also phase-adjusted. The power-up
default is 32.
0x24
7
Hsync Output Polarity
This bit sets the polarity of the Hsync output. Setting
this bit to 0 sets the Hsync output to active low. Setting
this bit to 1 sets the Hsync output to active high.
Power-up default setting is 1.
Table 41. Hsync Output Polarity Settings
Hsync Output Polarity Bit
Result
0
Hsync output polarity negative
1
Hsync output polarity positive
0x24
6
Vsync Output Polarity
This bit sets the polarity of the Vsync output (both
DVI and analog). Setting this bit to 0 sets the Vsync
output to active low. Setting this bit to 1 sets the Vsync
output to active high. Power-up default is 1.
Table 42. Vsync Output Polarity Settings
Vsync Output Polarity Bit
Result
0
Vsync output polarity is negative
1
Vsync output polarity is positive
0x24
5
Display Enable Output Polarity
This bit sets the polarity of the display enable (DE) for
both DVI and analog.
Table 43. DE Output Polarity Settings
DE Output Polarity Bit
Result
0
DE output polarity is negative
1
DE output polarity is positive
The power-up default is 1.
0x24
4
Field Output Polarity
This bit sets the polarity of the field output signal on
Pin 21. The power-up default setting is 1.
Table 44. Field Output Polarity
Select
Result
0
Active low = even field; active high = odd field
1
Active low = odd field; active high = even field
Output field polarity (both DVI and analog)
0 = active low out
1 = active high out
The power-up default is 1.
0x24
3
SOG Output Polarity
This bit sets the polarity of the SOGOUT signal
(analog only).
Table 45. SOGOUT Polarity Settings
SOGOUT
Result
0
Active low
1
Active high
The power-up default setting is 1.
0x24
2-1
SOG Output Select
These register bits control the output on the SOGOUT
pin. Options are the raw SOG from the slicer (this is
the unprocessed SOG signal produced from the sync
slicer), the raw Hsync, the regenerated sync from the
sync filter, which can generate missing syncs because
of coasting or drop-out, or the filtered sync that
excludes extraneous syncs not occurring within the
sync filter window.
Table 46. SOGOUT Polarity Settings
SOGOUT Select
Function
00
Raw SOG from sync slicer (SOG0 or SOG1)
01
Raw Hsync (Hsync0 or Hsync1)
10
Regenerated sync from sync filter
11
Hsync to PLL
The power-up default setting is 11.
0x24 0
Output Clock Invert
This bit allows inversion of the output clock as
specified by Register 0x25, Bits 7 to 6. The power-up
default setting is 0.
Table 47. Output Clock Invert
Select
Result
0
Noninverted clock
1
Inverted clock
0x25
7-6
Output Clock Select
These bits select the clock output on the DATACLK
pin. They include 1/2× clock, a 2× clock, a 90° phase
shifted clock or the normal pixel clock. The power-up
default setting is 01.
相關(guān)PDF資料
PDF描述
AD9882KSTZ-140 IC INTERFACE/DVI 100MHZ 100LQFP
AD9883ABSTZ-RL140 IC INTERFACE FLAT 140MHZ 80LQFP
AD9887AKSZ-100 IC INTRFACE ANALOG/DVI 160-MQFP
AD9887AKSZ-140 IC INTRFACE ANALOG/DVI 160-MQFP
AD9888KSZ-170 IC ANALOG INTRFC 170MSPS 128MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9880KSTZ-150 功能描述:IC INTERFACE/HDMI 150MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD9880XSTZ-100 制造商:Analog Devices 功能描述:IC, ANALOG/HDMI DUAL DISPLAY INTERFACE, PQFP100
AD9882 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
AD9882/PCB 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk
AD9882A 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*