參數(shù)資料
型號： AD9880KSTZ-100
廠商： Analog Devices Inc
文件頁數(shù)： 19/64頁
文件大?。?/td> 0K
描述： IC INTERFACE/HDMI 100MHZ 100LQFP
標(biāo)準(zhǔn)包裝： 1
應(yīng)用： 視頻
接口： 模擬，HDMI
電源電壓： 3.15 V ~ 3.47 V
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-LQFP（14x14）
包裝： 管件
安裝類型： 表面貼裝
配用： AD9880/PCBZ-ND - KIT EVALUATION AD9880
AD9880
Rev. 0 | Page 26 of 64
Hex
Address
Read/Write
or Read Only
Bits
Default
Value
Register Name
Description
[6]
*1******
PLL Sync Filter Enable
Enables the PLL to use the filtered Hsync rather than the raw
Hsync. This clips any bad Hsyncs, but does not regenerate
missing pulses.
[5]
**0*****
Vsync Filter Enable
Enables the Vsync filter. The Vsync filter gives a predictable
Hsync/Vsync timing relationship but clips one Hsync period off
the leading edge of Vsync.
[4]
***0****
Vsync Duration
Enable
Enables the Vsync duration block. This block can be used if
necessary to restore the duration of a filtered Vsync.
[3]
**** 1***
Auto Offset Clamp
Mode
0 = auto offset measures code during clamp.
1 = auto offset measures code (10 or 16) clock cycles after end of
clamp for 6 clock cycles.
[2]
**** *1**
Auto Offset Clamp
Length
Sets delay after end of clamp for auto offset clamp mode = 1.
0 = Delay is 10 clock cycles.
1 = Delay is 16 clock cycles.
0x22
Read/Write
[7:0]
4
Vsync Duration
Vsync Duration.
0x23
Read/Write
[7:0]
32
Hsync Duration
Hsync Duration. Sets the duration of the output Hsync in pixel
clocks.
0x24
Read/Write
[7]
1*******
Hsync Output
Polarity
Output Hsync Polarity (both DVI and Analog). 0 = active low out.
1 = active high out.
[6]
*1******
Vsync Output Polarity
Output Vsync polarity (both DVI and analog).
0 = active low out.
1 = active high out.
[5]
**1*****
DE Output Polarity
Output DE polarity (both DVI and analog) .
0 = active low out.
1 = active high out.
[4]
***1****
Field Output Polarity
Output field polarity (both DVI and analog).
0 = active low out.
1 = active high out.
[3]
****1***
SOG Output Polarity
Output SOG polarity (analog only).
0 = active low out.
1 = active high out.
[2:1]
*****11*
SOG Output Select
Selects signal present on SOG output.
00 = SOG (SOG0 or SOG1).
01 = Raw Hsync (HSYNC0 or HSYNC1).
10 = Regenerated sync.
11 = Hsync to PLL.
[0]
*******0
Output CLK Invert
0 = Don’t invert clock out.
1 = Invert clock out.
0x25
Read/Write
[7:6]
01******
Output CLK Select
Select which clock to use on output pin. 1× CLK is divided down
from TMDS clock input when pixel repetition is in use.
00 = × CLK.
01 = 1× CLK.
10 = 2× CLK.
11 = 90° phase 1X CLK.
[5:4]
**11****
Output Drive
Strength
Set the drive strength of the outputs.
00 = lowest, 11 = highest.
[3:2]
****00**
Output Mode
Selects which pins the data comes out on.
00 = 4:4:4 mode (normal).
01 = 4:2:2 + DDR 4:2:2 on blue.
10 = DDR 4:4:4 + DDR 4:2:2 on blue.
相關(guān)PDF資料
PDF描述
AD9882KSTZ-140 IC INTERFACE/DVI 100MHZ 100LQFP
AD9883ABSTZ-RL140 IC INTERFACE FLAT 140MHZ 80LQFP
AD9887AKSZ-100 IC INTRFACE ANALOG/DVI 160-MQFP
AD9887AKSZ-140 IC INTRFACE ANALOG/DVI 160-MQFP
AD9888KSZ-170 IC ANALOG INTRFC 170MSPS 128MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9880KSTZ-150 功能描述:IC INTERFACE/HDMI 150MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD9880XSTZ-100 制造商:Analog Devices 功能描述:IC, ANALOG/HDMI DUAL DISPLAY INTERFACE, PQFP100
AD9882 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
AD9882/PCB 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk
AD9882A 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*