- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373969 > AD9854 (Analog Devices, Inc.) CMOS 300MHz Quadrature Complete-DDS PDF資料下載
參數(shù)資料
| 型號： | AD9854 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | CMOS 300MHz Quadrature Complete-DDS |
| 中文描述： | 300MHz CMOS正交DDS數(shù)字合成器 |
| 文件頁數(shù)： | 28/28頁 |
| 文件大?。?/td> | 589K |
| 代理商： | AD9854 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁
AD9854 PRELIMINARY TECHNICAL DATA
_____________________________________________________________________________________________________
7/16/99 REV.PRA
28
CR[11:9] are the three bits that describe the five operating
modes of the AD9854/52:
0h = single tone mode
1h = fsk mode
2h = ramped fsk mode
3h = chirp mode
4h = psk mode
CR[8] is the internal update active bit. When this bit is set
to logic 1, the UPDATE_CLOCK pin is an output and the
AD9854/52 generates the UPDATE_CLK signal. When
logic 0, external update_clock functionality is performed,
the UPDATE_CLK pin is configured as an input.
CR[7] is open
CR[6] is the bypass the inverse sinc filter bit. When set,
the data from the DDS block goes directly to the output
ramp logic and the clock to the inverse sinc filter is
stopped. Default is clear, filter enabled.
CR[5] is the output amplitude enable bit. When set the
output ramping function is enabled and is performed in
accordance with the CR[4] bit requirements.
CR[4] is the internal/external output ramp control bit.
When set, logic 1, the output ramp factor will be internally
generated and applied to both the I and Q paths, When
clear, the output ramping function is externally controlled
by the user and the ramp factor is the I and Q output ramp
factor register values. Defaults low external ramp factors
used. The two registers that are the ramp factors also
default low such that the output is off at power up and until
the device is programmed by the user.
CR[3:2] are open.
CR[1] is the serial port msb/lsb first bit. Defaults low, msb
first.
CR[0] is the serial port SDO active bit. Defaults low,
inactive.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9858TLPCB | 1 GSPS Direct Digital Synthesizer |
| AD9858BSV | 1 GSPS Direct Digital Synthesizer |
| AD9858PCB | 1 GSPS Direct Digital Synthesizer |
| AD9858 | 1 GSPS Direct Digital Synthesizer |
| AD9858FDPCB | 1 GSPS Direct Digital Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9854/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For IC Digital Synthesizer Single 制造商:Analog Devices 功能描述:Direct Digital Synthesizer IC (DDS) |
| AD9854/PCBZ | 功能描述:BOARD EVAL FOR AD9854 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| AD9854ASQ | 制造商:Analog Devices 功能描述:IC DDS SYNTHESIZER |
| AD9854ASQZ | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 300MHz 2-DAC 12-Bit Parallel/Serial 80-Pin LQFP 制造商:Analog Devices 功能描述:Communication IC |
| AD9854AST | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 300MHz 2-DAC 12-Bit Parallel/Serial 80-Pin LQFP Tray 制造商:Rochester Electronics LLC 功能描述:200 MHZ QUADRATURE DDS SYNTHESIZER - Tape and Reel 制造商:Analog Devices 功能描述:IC SEMICONDUCTOR ((NS)) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。