- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9852ASVZ (Analog Devices Inc)IC DDS SYNTHESIZER CMOS 80-TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9852ASVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DDS SYNTHESIZER CMOS 80-TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 分辨率（位）： | 12 b |
| 主 fclk： | 300MHz |
| 調(diào)節(jié)字寬（位）： | 48 b |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 80-TQFP-EP（12x12） |
| 包裝： | 托盤 |
| 配用： | AD9852/PCBZ-ND - BOARD EVAL FOR AD9852 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9852
Rev. E | Page 28 of 52
The two fixed elements of the transition time are the period of
the system clock (which drives the ramp rate counter) and the
number of amplitude steps (4096). For example, if the system
clock of the AD9852 is 100 MHz (10 ns period) and the ramp
rate counter is programmed for a minimum count of 3, two system
clock periods are required: one rising edge loads the countdown
value, and the next edge decrements the counter from 3 to 2. If the
countdown value is less than 3, the ramp rate counter stalls and
therefore produces a constant scaling value to the digital multiplier.
This stall condition may have an application for the user.
The relationship of the 8-bit countdown value to the time between
output pulses is given as
(N + 1) × System Clock Period
where N is the 8-bit countdown value.
A total of 4096 output pulses is required to advance the 12-bit
up-counter from zero scale to full scale. Therefore, the minimum
output shaped keying ramp time for a 100 MHz system clock is
4096 × 4 × 10 ns ≈ 164 μs
The maximum ramp time is
4096 × 256 × 10 ns ≈ 10.5 ms
Finally, by changing the logic state of Pin 30, output shaped
keying automatically performs the programmed output envelope
functions when OSK INT is high. A logic high on Pin 30 causes
the outputs to linearly ramp up to full-scale amplitude and hold
until the logic level is changed to low, causing the outputs to
ramp down to zero scale.
12-BIT DIGITAL
MULTIPLIER
12
(BYPASS MULTIPLIER)
OSK EN = 0
OSK EN = 1
OSK EN = 0
OSK EN = 1
12
DIGITAL
SIGNAL IN
USER-PROGRAMMABLE
12-BIT MULTIPLIER
OUTPUT SHAPED
KEYING MULTIPLIER
REGISTER
12
OSK INT = 1
OSK INT = 0
1
8-BIT RAMP
RATE
COUNTER
SYSTEM
CLOCK
ON/OFF OUTPUT SHAPED
KEYING PIN
12-BIT
UP/DOWN
COUNTER
DDS DIGITAL
OUTPUT
COSINE
DAC
00634-047
Figure 47. Block Diagram of the Digital Multiplier Section Responsible for the Output Shaped Keying Function
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9854ASTZ | IC DDS QUADRATURE CMOS 80-LQFP |
| AD9858BSVZ | IC DDS DAC 10BIT 1GSPS 100-TQFP |
| AD9859YSVZ-REEL7 | IC DDS DAC 10BIT 400MSPS 48TQFP |
| AD9880KSTZ-100 | IC INTERFACE/HDMI 100MHZ 100LQFP |
| AD9882KSTZ-140 | IC INTERFACE/DVI 100MHZ 100LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9852ASVZ | 制造商:Analog Devices 功能描述:IC DDS 300MHz TQFP-80 制造商:Analog Devices 功能描述:IC, DDS, 300MHz, TQFP-80 |
| AD9852ASVZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS |
| AD9852BSVZ | 制造商:Analog Devices 功能描述: |
| AD9853 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853-45PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。