參數(shù)資料
型號(hào)： AD9852ASVZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 13/52頁(yè)
文件大?。?/td> 0K
描述： IC DDS SYNTHESIZER CMOS 80-TQFP
產(chǎn)品培訓(xùn)模塊： Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標(biāo)準(zhǔn)包裝： 1
分辨率（位）： 12 b
主 fclk： 300MHz
調(diào)節(jié)字寬（位）： 48 b
電源電壓： 3.14 V ~ 3.47 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 80-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 80-TQFP-EP（12x12）
包裝： 托盤
配用： AD9852/PCBZ-ND - BOARD EVAL FOR AD9852
AD9852
Rev. E | Page 20 of 52
I/O UD CLK
F1
F2
0
FREQUENCY
MODE
TW1
TW2
010 (RAMPED FSK)
F1
F2
000 (DEFAULT)
0
REQUIRES A POSITIVE TWOS COMPLEMENT VALUE
RAMP RATE
DFW
FSK DATA (PIN 29)
00634-034
Figure 34. Ramped FSK Mode (Start at F1)
F1
F2
0
FREQUENCY
MODE
TW1
TW2
FSK DATA (PIN 29)
010 (RAMPED FSK)
F1
F2
000 (DEFAULT)
0
I/O UD CLK
00634-035
Figure 35. Ramped FSK Mode (Start at F2)
The purpose of ramped FSK is to provide better bandwidth
containment than can be achieved using traditional FSK. In
ramped FSK, the instantaneous frequency changes of traditional
FSK are replaced with more gradual, user-defined frequency
changes. The dwell time at F1 and F2 can be equal to or much
greater than the time spent at each intermediate frequency. The
user controls the dwell time at F1 and F2, the number of
intermediate frequencies, and the time spent at each frequency.
Unlike unramped FSK, ramped FSK requires the lowest
frequency to be loaded into the F1 registers and the highest
frequency to be loaded into the F2 registers.
Several registers must be programmed to instruct the DDS
regarding the resolution of intermediate frequency steps (48 bits)
and the time spent at each step (20 bits). Furthermore, the CLR
ACC1 bit in the control register should be toggled (low-high-low)
prior to operation to ensure that the frequency accumulator is
starting from an all 0s output condition.
For piecewise, nonlinear frequency transitions, it is necessary
to reprogram the registers while the frequency transition is in
progress to affect the desired response.
Parallel Register Address 1A hex to Parallel Register Address 1C
hex comprise the 20-bit ramp rate clock registers. This is a
countdown counter that outputs a single pulse whenever the
count reaches 0. The counter is activated any time a logic level
change occurs on the FSK input (Pin 29). This counter is run at
the system clock rate, 300 MHz maximum. The time period
between each output pulse is
(N + 1) × System Clock Period
where N is the 20-bit ramp rate clock value programmed by
the user.
The allowable range of N is from 1 to (220 1). The output of
this counter clocks the 48-bit frequency accumulator shown in
相關(guān)PDF資料
PDF描述
AD9854ASTZ IC DDS QUADRATURE CMOS 80-LQFP
AD9858BSVZ IC DDS DAC 10BIT 1GSPS 100-TQFP
AD9859YSVZ-REEL7 IC DDS DAC 10BIT 400MSPS 48TQFP
AD9880KSTZ-100 IC INTERFACE/HDMI 100MHZ 100LQFP
AD9882KSTZ-140 IC INTERFACE/DVI 100MHZ 100LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9852ASVZ 制造商:Analog Devices 功能描述:IC DDS 300MHz TQFP-80 制造商:Analog Devices 功能描述:IC, DDS, 300MHz, TQFP-80
AD9852ASVZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS
AD9852BSVZ 制造商:Analog Devices 功能描述:
AD9853 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator
AD9853-45PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*