- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄18714 > AD9852/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9852 PDF資料下載
參數(shù)資料
| 型號： | AD9852/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9852 |
| 設(shè)計(jì)資源： | AD9852 Eval Brd BOM AD9852 Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | AgileRF™ |
| 類型： | 合成器 |
| 適用于相關(guān)產(chǎn)品： | AD9852 |
| 相關(guān)產(chǎn)品： | AD9852ASVZ-ND - IC DDS SYNTHESIZER CMOS 80-TQFP AD9852ASTZ-ND - IC DDS SYNTHESIZER CMOS 80-LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9852
Rev. E | Page 24 of 52
supplied or internally generated. See the Internal and External
Update Clock section for a discussion of the I/O update.
Alternatively, the CLR ACC2 control bit (Register Address 1F hex)
is available to clear both the frequency accumulator (ACC1)
and the phase accumulator (ACC2). When this bit is set high,
the output of the phase accumulator results in 0 Hz output from
the DDS. As long as this bit is set high, the frequency and phase
accumulators are cleared, resulting in 0 Hz output. To return to
the previous DDS operation, CLR ACC2 must be set to logic
low. This bit is useful for generating pulsed FM.
Figure 43 graphically illustrates the effect of the CLR ACC2 bit on
the DDS output frequency. Reprogramming the registers while
the CLR ACC2 bit is high allows a new FTW1 frequency and
slope to be loaded.
Another function only available in the chirp mode is the
HOLD pin (Pin 29). This function stops the clock signal to the
ramp rate counter, thereby halting any further clocking pulses
to the frequency accumulator, ACC1.
The effect is to halt the chirp at the frequency existing just
before the HOLD pin is pulled high. When the HOLD pin is
returned low, the clock resumes and chirp continues. During a
hold condition, the user can change the programming registers;
however, the ramp rate counter must resume operation at its
previous rate until a count of 0 is obtained before a new ramp
rate count can be loaded. Figure 44 illustrates the effect of the
hold function on the DDS output frequency.
I/O UD CLK
F1
0
FREQUENCY
MODE
FTW1
DFW
F1
000 (DEFAULT)
0
RAMP RATE
011 (CHIRP)
DELTA FREQUENCY WORD
CLR ACC1
00634-042
Figure 42. Effect of CLR ACC1 in FM Chirp Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X24-009-DK | KIT DEV 2.4GHZ 9600BPS W/RPSMA |
| 0622022510 | TOOL INSERTION 30POS 3ROWS |
| TC70V3I32K7680 | OSCILLATOR 32.7680 KHZ 1.5V SMD |
| TC70M3I32K7680 | OSCILLATOR 32.7680 KHZ 1.8V SMD |
| TC70N3I32K7680 | OSCILLATOR 32.7680 KHZ 2.5V SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9853 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853-45PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853-65PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853AS | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9854 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MHz Quadrature Complete-DDS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。