MODES21 SDATA SELECT DAC2 DAC1 PGA MODES A0 0 A1 1 A2" />
參數(shù)資料
型號: AD9806KSTZRL
廠商: Analog Devices Inc
文件頁數(shù): 12/12頁
文件大?。?/td> 0K
描述: IC CCD SIGNAL PROC 10BIT 48LQFP
標準包裝: 2,000
類型: CCD 信號處理器,10 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應商設備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
REV. 0
AD9806
–9–
SERIAL INTERFACE SPECIFICATIONS
MODES21
SDATA
SELECT
DAC2
DAC1
PGA
MODES
A0
0
A1
1
A2
0
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
e0
e1
d0
d1
c0
c1
b0
b1
a0
a1
CLAMP
LEVEL
POWER-DOWN
MODES
CLOCK
MODES
OUTPUT
MODES
OPERATION
MODES
f0
f1
f2
f3
f4
f5
f6
f7
f8
f9
PGA GAIN LEVEL SELECTION
g0
g1
g2
g3
g4
g5
g6
g7
h0
h1
h2
h3
h4
h5
h6
h7
m0
0*
j0
DAC1 INPUT
DAC2 INPUT
OPERATION AND
POWER-DOWN MODES
SHIFT REGISTER
F-REG
f0–f9
E-REG
e0–e1
D-REG
(d) POWER-DOWN MODES
d0–d1
C-REG
c0–c1
B-REG
b0–b1
A-REG
(a) OPERATION MODES
a0–a1
(b) OUTPUT MODES
(c) CLOCK MODES
(e) CLAMP LEVEL
(f) PGA GAIN
M-REG
m0
J-REG
j0
H-REG
h0–h7
G-REG
(g) DAC1 INPUT
g0–g7
(h) DAC2 INPUT
(j) EVEN-ODD OFFSET
CORRECTION
(m) DAC1 AND DAC2
POWER-DOWN
SELECT
*NOTE: MODES2 REGISTER BIT D1 MUST BE SET TO ZERO
DON'T
CARE
1
11
1
10
0
Figure 7. AD9806 Internal Register Map
RISING EDGE
TRIGGERED
tDH
tLS
tLH
REGISTER LOADED ON
RISING EDGE
RNW
A0
A1
A2
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
SDATA
SCK
SL
tDS
Figure 8. Serial WRITE Operation
SDATA
RNW
A0
A1
A2
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
XX
DUMMY BITS
IGNORED
SCK
SL
Figure 9. 16-Bit Serial WRITE Operation
相關PDF資料
PDF描述
VE-JN2-IY-F3 CONVERTER MOD DC/DC 15V 50W
VE-JN2-IY-F1 CONVERTER MOD DC/DC 15V 50W
VE-JN1-IZ-B1 CONVERTER MOD DC/DC 12V 25W
D38999/24WJ4PN CONN RCPT 56POS JAM NUT W/PINS
VE-JN1-IY-F4 CONVERTER MOD DC/DC 12V 50W
相關代理商/技術參數(shù)
參數(shù)描述
AD9807 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors
AD9807JS 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors
AD9808AJST 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD9808AJSTRL 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD9808JST 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel