參數(shù)資料
型號： AD9786BSV
廠商： ANALOG DEVICES INC
元件分類： DAC
英文描述： 16-Bit, 200 MSPS/500 MSPS TxDAC+ with 2】/4】/8】 Interpolation and Signal Processing
中文描述： PARALLEL, WORD INPUT LOADING, 16-BIT DAC, PQFP80
封裝： PLASTIC, MS-026-ADD, TQFP-80
文件頁數(shù)： 26/60頁
文件大?。?/td> 1497K
代理商： AD9786BSV
AD9786
AD9786 CLOCK/DATA TIMING
Table 26. Data Port Synchronization
DCLKEXT
02h, Bit 3
05h, Bit 3
1
0
1
1
0
0
0
0
0
1
0
1
Rev. 0 | Page 26 of 60
MODSYNC
DCLKCRC
02h, Bit 2
X
X
0
1
0
1
Mode
DATACLK Master
Modulator Master
External Sync Mode
DATACLK Slave
Low Setup/Hold
Modulator Slave
Function
Channel data rate clock output
Modulator synchronization DATACLK output
DATACLK inactive, DACCLK synchronous with external data
DATACLK input, data rate clock, Data Recovery On
DATACLK input, input data synchronous with DATACLK
Input modulator synchronizer DATACLK input
Two-Port Data Input Mode, DATACLK Master
With the interpolation set to 1×, the DATACLK output is a
delayed and inverted version of DACCLK at the same
frequency. Note that DACCLK refers to the differential clock
inputs applied at Pins 5 and 6. As Figure 44 and Figure 45 show,
there is a constant delay between the edges of DACCLK and
DATACLK.
The DCLKPOL bit (Reg 02 Bit 4) allows the data to be latched
into the AD9786 on either the rising or falling edge of
DACCLK. With DCLKPOL = 0, the data is latched in on the
falling edge of DACCLK, as shown in Figure 44. With
DCLKPOL = 1, as shown in Figure 45, data is latched in on the
rising edge of DACCLK. The setup and hold times are always
with respect to the latching edge of DACCLK.
0
DACCLK
IN
DATACLK
OUT
DATA
t
t
D
= 6ns TYP
t
H
= 2.9ns MIN
t
S
= –0.5ns MIN
Figure 44. Data Timing, 1× Interpolation, DCLKPOL = 0
0
t
S
= –300ps TYP
t
H
= 2.9ns TYP
DACCLK
IN
DATA
Figure 45. Data Timing, 1× Interpolation, DCLKPOL = 1
相關(guān)PDF資料
PDF描述
AD9786 16-Bit, 200 MSPS/500 MSPS TxDAC+ with 2】/4】/8】 Interpolation and Signal Processing
AD9786BSVRL 16-Bit, 200 MSPS/500 MSPS TxDAC+ with 2】/4】/8】 Interpolation and Signal Processing
AD9801 CCD Signal Processor For Electronic Cameras(用于電子照相機的CCD信號處理器)
AD9802JST Silver Mica Capacitor; Capacitance:10pF; Capacitance Tolerance: 5%; Series:CD17; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:5.9mm; Leaded Process Compatible:Yes RoHS Compliant: Yes
AD9802 .50" x 50 Black/Clear 240 Industrial Label Supply RoHS Compliant: NA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9786BSVRL 制造商:Analog Devices 功能描述:DAC 1-CH Interpolation Filter 16-bit 80-Pin TQFP EP T/R
AD9786BSVZ 功能描述:IC DAC 16BIT INTERPOL/SP 80TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD9786BSVZRL 功能描述:IC DAC 16BIT INTERPOL/SP 80TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:*
AD9786-EB 制造商:Rochester Electronics LLC 功能描述:EVAL BOARD FOR AD9786 - Bulk
AD9786-EBZ 功能描述:BOARD EVALUATION FOR AD9786 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*