fDATA (MSPS) PO W E R (W ) " />
參數(shù)資料
型號(hào): AD9779ABSVZRL
廠商: Analog Devices Inc
文件頁數(shù): 48/56頁
文件大?。?/td> 0K
描述: DAC 16BIT 1.0GSPS 100-TQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
設(shè)計(jì)資源: Interfacing ADL5370 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0016)
Interfacing ADL5371 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0017)
Interfacing ADL5372 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0018)
Interfacing ADL5373 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0019)
Interfacing ADL5374 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0020)
Interfacing ADL5375 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0021)
標(biāo)準(zhǔn)包裝: 1,000
位數(shù): 16
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 2
電壓電源: 模擬和數(shù)字
功率耗散(最大): 300mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 100-TQFP-EP(14x14)
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 4 電流,單極
采樣率(每秒): 1G
AD9776A/AD9778A/AD9779A
Rev. B | Page 52 of 56
0
250
fDATA (MSPS)
PO
W
E
R
(W
)
0.125
25
50
75
100
125
150
175
200
225
2× INTERPOLATION
4× INTERPOLATION
1× INTERPOLATION,
NO MODULATION
8× INTERPOLATION, fDAC/8,
fDAC/4,
fDAC/2,
NO MODULATION
0.100
0.075
0.050
0.025
06
45
2-
0
82
Figure 97. Power Dissipation, Clock 1.8 V Supply, I and Q Data, Dual DAC
Mode, Does Not Include Zero Stuffing
0
250
fDATA (MSPS)
PO
W
E
R
(
W
)
0.075
25
50
75
100
125
150
175
200
225
0.050
0.025
ALL INTERPOLATION MODES
06
45
2-
0
83
Figure 98. Power Dissipation, Digital 3.3 V Supply, I and Q Data,
Dual DAC Mode
0.16
0
1200
fDAC (MSPS)
PO
W
E
R
(
W
)
0.14
0.12
0.10
0.08
0.06
0.04
0.02
200
400
600
800
1000
06
45
2-
0
84
Figure 99. DVDD18 Power Dissipation of Inverse Sinc Filter
POWER-DOWN AND SLEEP MODES
The AD9776A/AD9778A/AD9779A have a variety of power-down
modes; thus, the digital engine, main TxDACs, or auxiliary DACs
can be powered down individually or together. Via the 3-wire
interface port, the main TxDACs can be placed in sleep or power-
down mode. In sleep mode, the TxDAC output is turned off,
thus reducing power dissipation. The reference remains powered
on, however, so that recovery from sleep mode is very fast. With
the power-down mode bit set (Register 0x00, Bit 4), all analog
and digital circuitry, including the reference, is powered down.
The 3-wire interface port remains active in this mode. This
mode offers more substantial power savings than sleep mode,
but the turn-on time is much longer. The auxiliary DACs also
have the capability to be programmed into sleep mode via the
3-wire interface port. The auto power-down enable bit (Register
0x00, Bit 3) controls the power-down function for the digital
section of the devices. The auto power-down function works in
conjunction with the TXENABLE pin (Pin 39); see Table 31 for
details.
Table 31.
TXENABLE
(Pin 39)
Description
0
If auto power-down enable bit = 0, flush data
path with 0s.
If auto power-down enable bit = 1, flush data for
multiple REFCLK cycles; then, automatically
place the digital engine in power-down state.
DACs, reference, and 3-wire interface port are
not affected.
1
Normal operation.
相關(guān)PDF資料
PDF描述
AD977ABNZ IC ADC 16BIT 200KSPS 20DIP
AD9781BCPZ IC DAC 14BT 500MSPS LVDS 72LFCSP
AD9877ABSZ IC PROCESSOR FRONT END 100MQFP
AD9878BSTZ IC FRONT-END MIXED-SGNL 100-LQFP
AD9879BSZ IC PROCESSOR FRONT END 100MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9779A-DPG2-EBZ 功能描述:BOARD EVALUATION FOR AD9779A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9779A-EBZ 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk
AD9779AMOD-EBZ 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk
AD9779AXSVZ 制造商:Analog Devices 功能描述:DUAL 16-BIT, 1 GSPS, DIGITAL-TO-ANALOG CONVERTER - Bulk
AD9779BSV 制造商:Analog Devices 功能描述:DAC 2CH INTERPOLATION FLTR 16BIT 100TQFP EP - Bulk