- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9779ABSVZRL (Analog Devices Inc)DAC 16BIT 1.0GSPS 100-TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9779ABSVZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 25/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | DAC 16BIT 1.0GSPS 100-TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 設(shè)計資源： | Interfacing ADL5370 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0016) Interfacing ADL5371 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0017) Interfacing ADL5372 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0018) Interfacing ADL5373 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0019) Interfacing ADL5374 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0020) Interfacing ADL5375 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0021) |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 300mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電流，單極 |
| 采樣率（每秒）： | 1G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
AD9776A/AD9778A/AD9779A
Rev. B | Page 31 of 56
Register
Address
Bits
Register Name
Parameter
Function
Default
PLL Control
0x08
7:2
PLL Band Select[5:0]
This sets the operating frequency range of the
VCO. For details (see Table 23).
111001
0x08
1:0
PLL VCO Drive[1:0]
Controls the signal strength of the VCO output. Set
to 11 for optimal performance.
11
0x09
7
PLL enable
0: PLL off, DAC sample clock is sourced directly by
the REFCLK input.
1: PLL on, DAC clock synthesized internally from
REFCLK input via PLL clock multiplier.
0
0x09
6:5
PLL VCO Divide Ratio[1:0]
Sets the value of the VCO output divider, which
determines the ratio of the VCO output frequency
to the DAC sample clock frequency, fVCO/fDACCLK.
00: fVCO/fDACCLK = 1.
01: fVCO/fDACCLK = 2.
10: fVCO/fDACCLK = 4.
11: fVCO/fDACCLK = 8.
10
0x09
4:3
PLL Loop Divide Ratio[1:0]
Sets the value of the DACCLK divider, which
determines the ratio of the DAC sample clock
frequency to the REFCLK frequency, fDACCLK/fREFCLK.
00: fDACCLK/fREFCLK = 2.
01: fDACCLK/fREFCLK = 4.
10: fDACCLK/fREFCLK = 8.
11: fDACCLK/fREFCLK = 16.
10
0x09
2:0
PLL Bias[2:0]
Controls VCO bias current. Set to 011 for optimal
performance.
010
Misc. Control
0x0A
7:5
VCO Control Voltage[2:0]
(read only)
000 to 111, proportional to voltage at VCO control
voltage input, readback only. A value of 011
indicates the VCO centered in its frequency range.
000
0x0A
4:0
PLL Loop Bandwidth[4:0]
Controls the bandwidth of the PLL filter. Increasing
the value lowers the loop bandwidth. Set to 01111
for optimal performance.
11111
I DAC Control
0x0C
0x0B
1:0
7:0
I DAC Gain Adjustment[9:8]
I DAC Gain Adjustment[7:0]
The I DAC Gain Adjustment[9:0] value is the I DAC
10-bit gain setting word. Bit 9 is the MSB and Bit 0
is the LSB.
01
11111001
0x0C
7
I DAC sleep
0: I DAC on.
1: I DAC off, but reference remains powered.
0
0x0C
6
I DAC power-down
0: I DAC on.
1: I DAC off.
0
Aux DAC1 Control
0x0E
0x0D
1:0
7:0
Auxiliary DAC1 Data[9:8]
Auxiliary DAC1 Data[7:0]
The auxiliary DAC 1 Data [9:0] value is the Aux DAC1
10-bit output current control word. Magnitude of
the auxiliary DAC current increases with increasing
value. Bit 9 is the MSB and Bit 0 is the LSB.
00
00000000
0x0E
7
Auxiliary DAC1 sign
0: AUX1_P active.
1: AUX1_N active.
0
0x0E
6
Auxiliary DAC1 current
direction
0: source.
1: sink.
0
0x0E
5
Auxiliary DAC1 power-down
0: auxiliary DAC1 on.
1: auxiliary DAC1 off.
0
Q DAC Control
0x10
0x0F
1:0
7:0
Q DAC Gain Adjustment[9:8]
Q DAC Gain Adjustment[7:0]
The Q DAC Gain Adjustment[9:0] value is the Q DAC
10-bit gain setting word. Bit 9 is the MSB and Bit 0
is the LSB.
01
11111001
0x10
7
Q DAC sleep
0: Q DAC on.
1: Q DAC off.
0
0x10
6
Q DAC power-down
0: Q DAC on.
1: Q DAC off.
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD977ABNZ | IC ADC 16BIT 200KSPS 20DIP |
| AD9781BCPZ | IC DAC 14BT 500MSPS LVDS 72LFCSP |
| AD9877ABSZ | IC PROCESSOR FRONT END 100MQFP |
| AD9878BSTZ | IC FRONT-END MIXED-SGNL 100-LQFP |
| AD9879BSZ | IC PROCESSOR FRONT END 100MQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9779A-DPG2-EBZ | 功能描述:BOARD EVALUATION FOR AD9779A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9779A-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk |
| AD9779AMOD-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk |
| AD9779AXSVZ | 制造商:Analog Devices 功能描述:DUAL 16-BIT, 1 GSPS, DIGITAL-TO-ANALOG CONVERTER - Bulk |
| AD9779BSV | 制造商:Analog Devices 功能描述:DAC 2CH INTERPOLATION FLTR 16BIT 100TQFP EP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。