(TMIN to T
參數(shù)資料
型號(hào): AD9761-EBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 18/24頁(yè)
文件大小: 0K
描述: BOARD EVAL FOR AD9761
產(chǎn)品培訓(xùn)模塊: DAC Architectures
標(biāo)準(zhǔn)包裝: 1
系列: TxDAC®
DAC 的數(shù)量: 2
位數(shù): 10
采樣率(每秒): 40M
數(shù)據(jù)接口: 并聯(lián)
設(shè)置時(shí)間: 35ns
DAC 型: 電流
工作溫度: -40°C ~ 85°C
已供物品:
已用 IC / 零件: AD9761
相關(guān)產(chǎn)品: AD9761ARSZRL-ND - IC DAC 10BIT DUAL 40MSPS 28-SSOP
AD9761ARSZ-ND - IC DAC 10BIT DUAL 40MSPS 28-SSOP
AD9761ARSRL-ND - IC DAC 10BIT DUAL 40MSPS 28-SSOP
AD9761ARS-ND - IC DAC 10BIT DUAL 40MSPS 28-SSOP
–2–
AD9761–SPECIFICATIONS
AD9761
–3–
DYNAMIC SPECIFICATIONS
(TMIN to TMAX, AVDD = 5 V, DVDD = 5 V, IOUTFS = 10 mA, Differential Transformer Coupled Output,
50 Doubly Terminated, unless otherwise noted.)
DIGITAL SPECIFICATIONS (T
MIN to TMAX, AVDD = 5 V, DVDD = 5 V, IOUTFS = 10 mA unless otherwise noted.)
Parameter
Min
Typ
Max
Unit
DYNAMIC PERFORMANCE
Maximum Output Update Rate
40
MSPS
Output Settling Time (tST to 0.025%)
35
ns
Output Propagation Delay (tPD)
55
Input Clock Cycles
Glitch Impulse
5
pV-s
Output Rise Time (10% to 90%)
2.5
ns
Output Fall Time (10% to 90%)
2.5
ns
AC LINEARITY TO NYQUIST
Signal-to-Noise and Distortion (SINAD)
fOUT = 1 MHz; CLOCK = 40 MSPS
56
59
dB
Effective Number of Bits (ENOBs)
9.0
9.5
Bits
Total Harmonic Distortion (THD)
fOUT = 1 MHz; CLOCK = 40 MSPS
TA = 25°C
–68
–58
dB
TMIN to TMAX
–67
–53
dB
Spurious-Free Dynamic Range (SFDR)
fOUT = 1 MHz; CLOCK = 40 MSPS; 10 MHz Span
59
68
dB
Channel Isolation
fOUT = 8 MHz; CLOCK = 40 MSPS; 10 MHz Span
90
dBc
Specifications subject to change without notice.
Parameter
Min
Typ
Max
Unit
DIGITAL INPUTS
Logic 1 Voltage @ DVDD = 5 V
3.5
5
V
Logic 1 Voltage @ DVDD = 3 V
2.4
3
V
Logic 0 Voltage @ DVDD = 5 V
0
1.3
V
Logic 0 Voltage @ DVDD = 3 V
0
0.9
V
Logic 1 Current
–10
+10
A
Logic 0 Current
–10
+10
A
Input Capacitance
5
pF
Input Setup Time (tS)
3
ns
Input Hold Time (tH)
2
ns
CLOCK High
5
ns
CLOCK Low
5
ns
Invalid CLOCK/WRITE Window (tCINV)*
1
5
ns
*tCINV is an invalid window of 4 ns duration beginning 1 ns after the rising edge of WRITE in which the rising edge of CLOCK must not occur.
Specifications subject to change without notice.
I DATA
Q DATA
tCINV
DB9–DB0
DAC
INPUTS
SELECT
WRITE
CLOCK
tS
tH
NOTE: WRITE AND CLOCK CAN BE
TIED TOGETHER. FOR TYPICAL EXAMPLES,
REFER TO DIGITAL INPUTS AND INTERLEAVED
INTERFACE CONSIDERATION SECTION.
Figure 1.Timing Diagram
REV. C
相關(guān)PDF資料
PDF描述
DC1485A BOARD DAC LTC2757
RCM15DTKI-S288 CONN EDGECARD 30POS .156 EXTEND
RCM15DTMD-S189 CONN EDGECARD 30POS R/A .156 SLD
0210390987 CABLE JUMPER 1MM .030M 29POS
AD9742ACP-PCBZ BOARD EVAL FOR AD9742ACP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9762 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table
AD9762AR 功能描述:IC DAC 12BIT 125MSPS 28-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD9762ARRL 功能描述:IC DAC 12BIT 100KSPS 28-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類(lèi)型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD9762ARU 功能描述:IC DAC 12BIT 125MSPS 28-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k