- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9737ABBCZ (Analog Devices Inc)IC DAC 11BIT 2.5GSPS RF 160BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9737ABBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 39/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 11BIT 2.5GSPS RF 160BGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 13ns |
| 位數(shù)： | 11 |
| 數(shù)據(jù)接口： | LVDS，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 960µW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 160-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 160-CSPBGA（12x12） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 1 電流，單極 |
| 采樣率（每秒）： | 2.5G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
AD9737A/AD9739A
Data Sheet
Rev. | Page 44 of 64
INTERRUPT REQUEST (IRQ) ENABLE/STATUS
Table 14. Interrupt Request (IRQ) Enable (IRQ_EN)/Status (IRQ_REQ) Register
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x03
MU_LST_EN
3
W
0x0
This register enables the Mu and LVDS Rx controllers to update their
corresponding IRQ status bits in Register 0x04, which defines whether the
controller is locked (LCK) or unlocked (LST).
0 = disable (resets the status bit), 1 = enable.
MU_LCK_EN
2
W
0x0
RCV_LST_EN
1
W
0x0
RCV_LCK_EN
0
W
0x0
0x04
MU_LST_IRQ
3
R
0x0
This register indicates the status of the controllers.
For LCK_IRQ bits: 0 = lock lost, 1 = locked.
For LST_IRQ bits: 0 = lock not lost, 1 = unlocked.
Note that, if the controller IRQ is serviced, the relevant bits in Register 0x03
should be reset by writing 0, followed by another write of 1 to enable.
MU_LCK_IRQ
2
R
0x0
RCV_LST_IRQ
1
R
0x0
RCV_LCK_IRQ
0
R
0x0
TxDAC FULL-SCALE CURRENT SETTING (IOUTFS) AND SLEEP
Table 15. TxDAC Full-Scale Current Setting (IOUTFS) and Sleep Register (FSC_1 and FSC_2)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x06
FSC[7:0]
[7:0]
R/W
0x00
Sets the TxDAC IOUTFS current between 8 mA and 31 mA (default = 20 mA).
IOUTFS = 0.0226 × FSC[9:0] + 8.58, where FSC = 0 to 1023.
0x07
FSC[9:8]
[1:0]
R/W
0x02
Sleep
7
R/W
0 = enable DAC output, 1 = disable DAC output (sleep).
TxDAC QUAD-SWITCH MODE OF OPERATION
Table 16. TxDAC Quad-Switch Mode of Operation Register (DEC_CNT)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x08
DAC_DEC
[1:0]
R/W
0x00
0x00 = normal baseband mode.
0x02 = mix-mode.
DCI PHASE ALIGNMENT STATUS
Table 17. DCI Phase Alignment Status Register (LVDS_STAT1)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x0C
DCI_PRE_PH0
2
R
0x0
0 = DCI rising edge is after the PRE delayed version of the Phase 0 sampling
edge.
1 = DCI rising edge is before the PRE delayed version of the Phase 0 sampling
edge.
DCI_PST_PH0
0
R
0x0
0 = DCI rising edge is after the POST delayed version of the Phase 0 sampling
edge.
1 = DCI rising edge is before the POST delayed version of the Phase 0 sampling
edge.
DATA RECEIVER CONTROLLER CONFIGURATION
Table 18. Data Receiver Controller Configuration Register (LVDS_REC_CNT1)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x10
RCVR_FLG_RST
2
W
0x0
Data receiver controller flag reset. Write 1 followed by 0 to reset flags.
RCVR_LOOP_ON
1
R/W
0x1
0 = disable, 1 = enable.
When this bit is enabled, the data receiver controller generates an IRQ; it
falls out of lock and automatically begins a search/track routine.
RCVR_CNT_ENA
0
R/W
0x0
Data receiver controller enable. 0 = disable, 1 = enable.
C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9740ARU | IC DAC 10BIT 210MSPS 28-TSSOP |
| AD9742ACPZ | IC DAC 12BIT 210MSPS 32LFCSP |
| AD9744ACPZ | IC DAC 14BIT 210MSPS 32-LFCSP |
| AD9746BCPZ | IC DAC DUAL 14B 250MSPS 72LFCSP |
| AD9748ACPZRL7 | IC DAC 8BIT 210MSPS 32LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9737ABBCZRL | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 11-Bit 2.5 GSPS RF RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel |
| AD9737A-EBZ | 功能描述:BOARD EVAL FOR AD9737A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9739 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter |
| AD9739A | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter |
| AD9739ABBC | 制造商:Analog Devices 功能描述:14 BIT 2.5 GSPS DAC A REVISION - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。