參數(shù)資料
型號: AD9737ABBCZ
廠商: Analog Devices Inc
文件頁數(shù): 38/64頁
文件大?。?/td> 0K
描述: IC DAC 11BIT 2.5GSPS RF 160BGA
標準包裝: 1
設(shè)置時間: 13ns
位數(shù): 11
數(shù)據(jù)接口: LVDS,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 模擬和數(shù)字
功率耗散(最大): 960µW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 160-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 160-CSPBGA(12x12)
包裝: 托盤
輸出數(shù)目和類型: 1 電流,單極
采樣率(每秒): 2.5G
Data Sheet
AD9737A/AD9739A
Rev. | Page 43 of 64
Name
Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
CROSS_
CNT2
0x23
N/A
DIR_N
CLKN_
OFFSET[3]
CLKN_
OFFSET[2]
CLKN_
OFFSET[1]
CLKN_
OFFSET[0]
0x00
PHS_DET
0x24
N/A
CMP_BST
PHS_DET
AUTO_EN
N/A
0x00
MU_DUTY
0x25
MU_
DUTYAUTO_
EN
POS/NEG
ADJ[5]
ADJ[4]
N/A
0x00
MU_CNT1
0x26
N/A
Slope
Mode[1]
Mode[0]
Read
Gain[1]
Gain[0]
Enable
0x42
MU_CNT2
0x27
MUDEL[0]
SRCH_
MODE[1]
SRCH_
MODE[0]
SET_PHS[4]
SET_PHS[3]
SET_PHS[2]
SET_PHS[1]
SET_PHS[0]
0x40
MU_CNT3
0x28
MUDEL[8]
MUDEL[7]
MUDEL[6]
MUDEL[5]
MUDEL[4]
MUDEL[3]
MUDEL[2]
MUDEL[1]
0x00
MU_CNT4
0x29
SEARCH_TOL
Retry
CONTRST
Guard[4]
Guard[3]
Guard[2]
Guard[1]
Guard[0]
0x0B
MU_STAT1
0x2A
N/A
MU_LOST
MU_LKD
0x00
RSVD
0x2B
N/A
RSVD
0x2C
N/A
ANA_CNT1
0x32
N/A
0xCA
ANA_CNT2
0x33
N/A
0x03
RSVD
0x34
N/A
PART_ID
0x35
ID[7]
ID[6]
ID[5]
ID[4]
ID[3]
ID[2]
ID[1]
ID[0]
0x40
SPI PORT CONFIGURATION AND SOFTWARE RESET
Table 11. SPI Port Configuration and Software Reset Register (Mode)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x00
SDIO_DIR
7
R/W
0x0
0 = 4-wire SPI, 1 = 3-wire SPI.
LSB/MSB
6
R/W
0x0
0 = MSB first, 1 = LSB first.
Reset
5
R/W
0x0
Software reset is recommended before modification of other SPI registers
from the default setting.
0 = inactive state; allows the user to modify registers from the default setting.
1 = causes all registers (except 0x00) to be set to the default setting.
POWER-DOWN LVDS INTERFACE AND TxDAC
Table 12. Power-Down LVDS Interface and TxDAC Register (Power-Down)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x01
LVDS_DRVR_PD
5
R/W
0x0
Power-down of the LVDS drivers/receivers and TxDAC.
0 = enable, 1 = disable.
LVDS_RCVR_PD
4
R/W
0x0
CLK_RCVR_PD
1
R/W
0x0
DAC_BIAS_PD
0
R/W
0x0
CONTROLLER CLOCK DISABLE
Table 13. Controller Clock Disable Register (CNT_CLK_DIS)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x02
CLKGEN_PD
3
R/W
0x0
Internal CLK distribution enable: 0 = enable, 1 = disable.
REC_CNT_CLK
1
R/W
0x1
LVDS receiver and Mu controller clock disable.
0 = disable, 1 = enable.
MU_CNT_CLK
0
R/W
0x1
C
相關(guān)PDF資料
PDF描述
AD9740ARU IC DAC 10BIT 210MSPS 28-TSSOP
AD9742ACPZ IC DAC 12BIT 210MSPS 32LFCSP
AD9744ACPZ IC DAC 14BIT 210MSPS 32-LFCSP
AD9746BCPZ IC DAC DUAL 14B 250MSPS 72LFCSP
AD9748ACPZRL7 IC DAC 8BIT 210MSPS 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9737ABBCZRL 功能描述:數(shù)模轉(zhuǎn)換器- DAC 11-Bit 2.5 GSPS RF RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel
AD9737A-EBZ 功能描述:BOARD EVAL FOR AD9737A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9739 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter
AD9739A 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter
AD9739ABBC 制造商:Analog Devices 功能描述:14 BIT 2.5 GSPS DAC A REVISION - Trays